

10-30-00

A

GALLAGHER & LATHROP  
A PROFESSIONAL CORPORATION  
INTELLECTUAL PROPERTY LAW

THOMAS A. GALLAGHER  
DAVID N. LATHROP  
TIMOTHY J. LANE

601 CALIFORNIA STREET, SUITE 1111  
SAN FRANCISCO, CALIFORNIA 94108-2805

TELEPHONE (415) 989-8080  
FACSIMILE (415) 989-0910  
email: office@patentz.com

October 27, 2000

Commissioner for Patents  
Box Patent Application  
Washington, D.C. 20231

CERTIFICATE OF EXPRESS MAILING UNDER 37 CFR 1.10

I hereby certify that this United States patent application, transmittal letter and the documents referred to therein as enclosed are being deposited with the United States Postal Service on October 27, 2000 as "Express Mail," mailing label number EL680121960US, in an envelope addressed to: Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

  
JEAN C. REED

Re: United States Patent Application  
Our File: KPO089

Dear Sir:

Transmitted for filing is a patent application entitled "**METHOD AND APPARATUS FOR FAULT SIMULATION OF SEMICONDUCTOR INTEGRATED CIRCUIT**" by Masahiro ISHIDA, Takahiro YAMAGUCHI, Yoshihiro HASHIMOTO.

Applicants submit a cover sheet, description, claims, Abstract, formal drawings, Declaration of Inventors, certified copy of the foreign application upon which a foreign priority is claimed, Form PTO-1595 (3), Assignments to Advantest Corporation (3) and a Power of Attorney by assignee.

Applicant claims right of priority under 35 USC § 119(a)-(d) for Japanese patent application Serial No.14962/00, filed in the Japanese Patent Office on January 24, 2000. In accordance with 37 CFR § 1.55(a), a certified copy of the priority application is submitted herewith.

The fees which Applicants believe are due are calculated as follows:

Basic Filing Fee:	\$710.00
Independent Claims Fee [(4-3) x \$80]:	80.00
Total Claims Fee [(12-20) x \$18]:	.00
Multiple Dependent Claims Fee: [\$270]	00.00
Recordation fee for three Assignments:	120.00
<hr/>	
Total Fees	\$910.00

10/27/00  
jc860 U.S. PTO

jc948 U.S. PTO  
09/699077  
10/27/00

09699077 10/27/00

Commissioner for Patents  
Washington, D.C. 20231  
October 27, 2000

Page 2

Two checks are enclosed to cover the fees. You are authorized to charge any deficiency or credit any overpayment to Deposit Account No. 07-0137. A copy of this letter authorizing the charge to the deposit account is enclosed.

Very truly yours,  
GALLAGHER & LATHROP,  
A PROFESSIONAL CORPORATION

David N. Lathrop  
Attorney-of-Record  
Reg. No. 34,655

DNL:jcr

Enc: Appln. Cover Sheet  
Specification - 55 pages  
Claims -4 pages  
Abstract - 1 page  
Drawings formal - 21 sheets  
Assignments (3)  
Form PTO 1595 (3)  
Declaration  
Power of Attorney  
Certified copy of the foreign application  
Verification of Translation  
Checks (\$830 and \$80)  
Return Receipt Postcard

KPO089

002207-2066960

## SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN that we MASAHIRO ISHIDA, a subject of Japan and residing at Nerima-ku, Tokyo, Japan, TAKAHIRO YAMAGUCHI a subject of Japan and residing at Nerima-ku, Tokyo, Japan and YOSHIHIRO HASHIMOTO a subject of Japan and residing at Nerima-ku, Tokyo, Japan have invented certain new and useful improvements in

"METHOD AND APPARATUS FOR FAULT SIMULATION  
OF SEMICONDUCTOR INTEGRATED CIRCUIT"

and we do hereby declare that the following is a full, clear and exact description of the same; reference being had to the accompanying drawings and the numerals of reference marked thereon, which form a part of this specification.

## METHOD AND APPARATUS FOR FAULT SIMULATION OF SEMICONDUCTOR INTEGRATED CIRCUIT

### BACKGROUND OF THE INVENTION

5           The present invention relates to a fault simulation method and apparatus which make a list of faults in a semiconductor integrated circuit that are detectable using a certain test pattern sequence.

10           In a conventional fault simulation of a semiconductor integrated circuit (hereinafter referred to as a semiconductor IC or simply as an IC), predetermined test patterns are input to the semiconductor IC with faults assumed to lie therein, then response output values available from its output terminal are calculated by a logic simulation to detect variations in the output values relative to those obtainable under fault-free conditions, and the results thus obtained are summarized as a comparative table of assumed faults and  
15   input/output logic values, which table is commonly called a fault dictionary. This is a conventional way of making a list of faults detectable by the test patterns. In the testing of an IC each test pattern is input thereto, and its response output value and the input value are used to refer to the fault dictionary to decide whether the IC is under faulty conditions and, if any,  
20   locate which part or parts of the IC are faulty.

          Further, to cope with faults that do not cause logic faults, such as a bridging fault and a current leak fault, there has been proposed a fault simulation method that uses, in combination, an IDDQ (quiescent power supply current) testing scheme and a logic simulation. According to this  
25   method, the logic simulation is used to calculate logic signal values that develop on signal lines in the IC in response to a certain test pattern applied thereto, and a list of detectable fault is made by enumerating faults which

satisfy the criteria for the occurrence of IDDQ abnormalities with the faults assumed to lie in the IC. Upon application of a certain test pattern to an IC, each signal line usually has a logic value “0” or “1.” On this account, when a bridging fault occurs between the signal lines having the logic values “0” and “1,” respectively, the IC develops an IDDQ abnormality. Accordingly, bridging faults between all signal lines of the logic values “0” and “1” in the IC are detectable based on input test patterns by the IDDQ testing scheme, and these bridging faults can be compiled into a list of faults detectable by the IDDQ testing scheme.

According to the fault simulation method using the logic simulation, however, the fault model that can be simulated is limited only to a single stuck-at fault (Stuck-At-0 or Stuck-At-1) which is a fault that one signal line is stuck at a certain state (“0” or “1”). Therefore, it is impossible with this fault simulation method to simulate, with high sensitivity, a multiple stuck-at fault that plural signal lines are stuck at “0” or “1,” a delay fault, a short fault between signal lines, and so on; hence, no lists of detectable faults can be made.

Further, the fault simulation method by the combined use of the IDDQ testing scheme and the logic simulation is a method of measuring the power supply current of the semiconductor IC under stable conditions, and is intended primarily for short faults in the circuit. Hence, this method is incapable of making lists of detectable faults on transient phenomena of semiconductor ICs such as delay fault and open faults affecting the delay time and abnormalities of local or global process parameters (a sheet resistance, an oxide film thickness, and so forth).

Accordingly, there is a need for the implementation of a fault simulation method with which it is possible to make a list of faults detectable

using a certain test pattern sequence for the above-mentioned delay faults, open faults and parameter abnormality faults.

An object of the present invention is to provide a fault simulation method and apparatus with which it is possible to make a list of faults detectable by a certain test pattern sequence for delay, open and parameter abnormality faults in semiconductor ICs by the combined use of a transient power supply current, IDDT) testing scheme capable of transient phenomena of the ICs and high in observability and the logic simulation.

## 10 SUMMARY OF THE INVENTION

According to an aspect of the present invention, there is provided a fault simulation method for making a list of faults detectable using an input test pattern sequence, which comprises the steps of: generating a test pattern sequence composed of two or more test patterns for input to a semiconductor IC under test; performing a logic simulation to detect what situation will develop in the IC under test upon application thereto of each test pattern and calculating a logic signal value sequence produced in signal lines of the IC under test; and making a list of faults detectable with the transient power supply current testing through the use of the logic signal value sequence of the signal lines calculated by the logic simulation.

With this method, it is possible to make a list of faults detectable by the transient power supply current testing using a certain test pattern sequence for conventionally undetectable delay faults or open faults leading to the delay faults--this significantly improves the efficiency of testing for such delay and open faults.

One form of the fault-list-making step in the above is to make a list of faults that develop in logic gates.

Another form of the fault-list-making step in the above is to make a list of faults that develop in signal lines.

Still another form of the fault-list-making step in the above is to make a list of faults that develop in signal propagation paths.

5           According to another aspect of the present invention, there is provided a fault simulator for making a list of faults detectable using an input test pattern sequence, which comprises: test pattern generating means for generating a test pattern sequence composed of two or more test patterns for the application to a semiconductor IC under test; a logic simulator which  
10       performs a logic simulation to detect what situation will develop in the IC under test upon input thereto each test pattern of the pattern sequence and calculates a logic signal value sequence that would be produced in signal lines of the IC under test; and fault list making means for making a list of faults detectable by a transient power supply current testing through the use of the  
15       logic signal value sequence calculated by the logic simulator.

          With the fault simulator of the above construction, it is possible to make a list of faults detectable by the transient power supply current testing using a certain test pattern sequence for conventionally undetectable delay faults or open faults leading to the delay faults--this significantly improves the  
20       efficiency of testing for such delay and open faults.

          According to another aspect of the present invention, there is provided a method for making a list of faults detectable using an input test pattern sequence, which comprises the steps of: inserting an assumed fault into a semiconductor IC under test; generating a test pattern sequence composed of  
25       two or more test patterns for input to the IC under test; calculating a transient power supply current of the IC under test by performing a circuit simulation in the case of applying the test pattern sequence to the IC with the assumed

fault inserted therein; comparing the transient power supply current calculated by the circuit simulation with a transient power supply current of a normal IC and deciding whether the fault is detectable by a transient power supply current testing using the test pattern sequence.

5           With this method, it is possible to make a list of faults detectable by the transient power supply current testing using a certain test pattern sequence for delay, open and parameter abnormality faults which have been impossible to detect. Hence, this method significantly improves the efficiency of testing for such delay and open faults.

10           According to still another aspect of the present invention, there is provided a fault simulator for making a list of faults detectable using an input test pattern sequence, which comprises: test pattern sequence generating means for generating a test pattern sequence composed of two or more test patterns for input to the IC under test; means for inserting an assumed fault  
15           into the IC; a circuit simulator for calculating a transient power supply current of the IC by performing a circuit simulation in the case of applying the test pattern sequence to the IC with the assumed fault inserted therein; fault-list-making means for making a fault list by comparing the transient power supply current calculated by the circuit simulation with a transient power supply  
20           current of a normal IC and deciding whether the fault is detectable by a transient power supply current testing using the test pattern sequence.

          With this fault simulator, it is possible to make a list of faults detectable by the transient power supply current testing using a certain test pattern sequence for delay, open and parameter abnormality faults which have  
25           been impossible to detect. Hence, this fault simulator significantly improves the efficiency of testing for such delay and open faults.



### Principle of the Invention

To facilitate a better understanding of the present invention, the principle of the present invention will be described below with reference to a CMOS IC that is a typical example of a semiconductor IC.

- 5           The power supply current of the CMOS IC is a current flowing into the CMOS IC, is expressed by the sum of currents through respective logic gates in the IC.

### Transient Power Supply Current

- Fig. 1 depicts a transient response of a CMOS inverter. This transient response was obtained with a circuit simulator. As shown in Fig. 1C, the CMOS inverter is formed by a series connection of p- and n-MOS transistors, which is connected at both ends to a power supply terminal  $T_{VD}$  and the ground GND. The both transistors have their gates connected to an input terminal IN, and their connection point is connected to an output terminal OUT. Fig. 1A depicts a response of an output voltage  $V_{OUT}$  to an input voltage  $V_{IN}$  in a transient state, and Fig. 1B depicts a response of a current  $I_{DD}$  flowing into the CMOS inverter from the power supply at that time. The current flowing into the CMOS inverter is called a transient current. When the input to the inverter changes from a logic value "1" to "0" as shown in Fig. 1C, the n- and p-MOS transistors simultaneously turns ON for a very short period of time when the input voltage  $V_{IN}$  is higher than a threshold voltage of the n-MOS transistor but lower than a threshold voltage of the p-MOS transistor, and a short circuit current  $I_S$  flows from the power supply terminal  $T_{VD}$  to the ground GND. Since at this time the potential at the output terminal OUT changes from the logic value "0" to "1," a current  $I_C$  for charging a parasitic capacitance  $C_{load}$  connected to an output signal line (the terminal OUT) of the inverter flows from the power supply terminal  $T_{VD}$
- 10
- 15
- 20
- 25

at the same time as the short circuit current  $I_s$  flows. Accordingly, when the input to the inverter makes a falling transition (described by a suffix “f” to a parameter indicating this state), the transient current  $I_{Gf}$  flowing into the inverter is given by the sum of the short circuit current  $I_{Sf}$  and the capacitance charging current)  $I_C$  as follows:

$$I_{Gf} = I_{Sf} + I_C. \quad (1)$$

On the other hand, when the inverter input changes from “0” to “1” as shown in Fig. 1D, the inverter output changes from “1” to “0” (described by a suffix “r” to a parameter indicating this state), triggering a discharge from the parasitic capacitance  $C_{load}$  connected to the output terminal OUT, and hence generating a capacitance discharging current  $I_D$ . In this case, however, the current  $I_{Gr}$  from the power supply terminal  $T_{VD}$  to the inverter is only the short circuit current  $I_{Sr}$ . Consequently, the peak of the transient current  $I_{Gr}$  is a little smaller than  $I_{Gf}$ .

$$I_{Gr} = I_{Sr} \quad (2)$$

The transfer characteristic of the CMOS inverter provides a triangular-pulse-like short circuit current  $I_s$  with a change in the input voltage  $V_{IN}$  as depicted in Fig. 2A. On this account, when the input to the CMOS inverter makes a rising transition, the short circuit current  $I_{Sr}$  through the CMOS inverter can be approximated by a triangular pulse indicated by “ $I_s$ ” in Fig. 2B on the assumption that the input voltage  $V_{IN}$  makes a ramp-like transition as shown in Figs. 2A and 2B. Further, the short circuit current  $I_{Sr}$  of the CMOS inverter caused by the rising transition of the input voltage  $V_{IN}$  shown in Fig. 2B is given by the following expression.

$$I_{Sr} = 0 \quad \text{for} \quad t \leq \frac{V_{THN}}{V_{DD}} t_r$$

$$\begin{aligned}
 &= \frac{V_{DD} \cdot I_{Smax}}{(V_{SP} - V_{THN}) \cdot t_r} t - \frac{V_{THN} \cdot I_{Smax}}{(V_{SP} - V_{THN})} \text{ for } \frac{V_{THN}}{V_{DD}} t_r < t \leq \frac{V_{SP}}{V_{DD}} t_r \\
 &= \frac{V_{DD} \cdot I_{Smax}}{(V_{SP} - V_{DD} + V_{THP}) \cdot t_r} t - \frac{(V_{DD} - V_{THP}) \cdot I_{Smax}}{(V_{SP} - V_{DD} + V_{THP})} \text{ for } \frac{V_{SP}}{V_{DD}} t_r < t \leq \frac{V_{DD} - V_{THP}}{V_{DD}} t_r \\
 &= 0 \text{ for } t \geq \frac{V_{DD} - V_{THP}}{V_{DD}} t_r
 \end{aligned} \tag{3}$$

where  $I_{Smax}$  is the maximum value of the transient current (short circuit current)  $I_s$  flowing into the CMOS inverter,  $V_{DD}$  is the power supply voltage at the power supply terminal  $T_{VD}$ ,  $V_{THN}$  is a threshold voltage of the n-MOS transistor,  $V_{THP}$  is a threshold voltage of the p-MOS transistor and  $t_r$  is the rising transition time of the input voltage  $V_{IN}$ . Note that the threshold voltage  $V_{THP}$  is shown in absolute value. Further, to simplify the approximate expression, the input voltage  $V_{IN}$  is shown to start the transition at time 0 and the input voltage  $V_{IN}$  is shown to reach  $V_{DD}$  at the transition end time  $t_r$ .

The short circuit current  $I_{Sf}$  of the CMOS inverter caused by the falling transition of the input voltage  $V_{IN}$  can similarly be obtained as follows:

$$\begin{aligned}
 I_{Sf} &= 0 \text{ for } t \leq \frac{V_{THP}}{V_{DD}} t_f \\
 &= \frac{V_{DD} \cdot I_{Smax}}{(V_{DD} - V_{THP} - V_{SP}) \cdot t_f} t - \frac{V_{THP} \cdot I_{Smax}}{(V_{DD} - V_{THP} - V_{SP})} \text{ for } \frac{V_{THP}}{V_{DD}} t_f < t \leq \frac{V_{DD} - V_{SP}}{V_{DD}} t_f \\
 &= \frac{V_{DD} \cdot I_{Smax}}{(V_{THN} - V_{SP}) \cdot t_f} t - \frac{(V_{DD} - V_{THN}) \cdot I_{Smax}}{(V_{THN} - V_{SP})} \text{ for } \frac{V_{DD} - V_{SP}}{V_{DD}} t_f < t \leq \frac{V_{DD} - V_{THN}}{V_{DD}} t_f \\
 &= 0 \text{ for } t \geq \frac{V_{DD} - V_{THN}}{V_{DD}} t_f
 \end{aligned} \tag{4}$$

where  $t_f$  is the falling transition time of the input voltage  $V_{IN}$ . For precaution's sake, the rise start time of the power supply current, the time of

its maximum value  $I_{Smax}$  and its fall end time are shown in parentheses in Fig. 2B.

Moreover, the capacitance charging current  $I_C$  to the parasitic capacitance  $C_{load}$  at the output terminal (signal line) OUT of the CMOS inverter is given by the following equation in which  $v_{out}(t)$  is a voltage change in the output signal line OUT.

$$I_C = C_{load} \frac{dv_{out}(t)}{dt} \quad (5)$$

These equations can similarly be obtained for a logic gate as well as for the inverter.

Provided that a transient current  $I_G$  flowing into the logic gate is almost a short circuit current, it can be approximated by such a triangular pulse as indicated by  $I_s$  in Fig. 2B. In actuality, the waveform of the transient current  $I_G$  of the CMOS inverter is such a triangular pulse waveform as depicted in Fig. 1B. Accordingly, the transient current  $I_G$  of the logic gate monotonously increases up to the maximum value  $I_{Smax}$  and then monotonously decreases. Further, the transient current  $I_G$  reaches the maximum value  $I_{Smax}$  at the same time as the input voltage  $V_{IN}$  reaches a switching voltage  $V_{SP}$  of the logic gate. That is, as shown in Fig. 2B, the transient current  $I_G$  peaks out simultaneously with an input transition of the logic gate. Since the logic gate has a delay time, the output transition of the logic gate slightly lags behind its input transition. In other words, the transient current  $I_G$  peaks out slightly prior to the output transition of the logic gate. In this instance, it can be considered that the falling edge (falling portion) of the waveform of the transient current  $I_G$  coincides with the time of output transition. Further, the pulse width of the waveform of the transient current  $I_G$  of the logic gate is in proportion to the transition time (for example,

the rising transition time  $t_r$ ) of the input voltage  $V_{IN}$ .

The foregoing description has been given on the assumption that the transient current  $I_G$  flowing into the logic gate is mostly the short circuit current  $I_S$ . With the recent microfabrication of CMOS circuits, wiring delay becomes dominant over the gate delay. This implies that, assuming that the transition time of the input voltage is fixed, the ratio of the charging current  $I_C$  to the output signal line OUT is higher than the ratio of the short circuit current  $I_S$  in the transient current  $I_G$  that flows into the CMOS logic gate.

Hence, the time when the waveform of the transient current  $I_G$  of the logic gate reaches its peak is dependent on the ration between the capacitance charging current  $I_C$  and the short circuit current  $I_S$ . When the capacitance charging current  $I_C$  is smaller than the short circuit current  $I_S$ , the peak of the waveform of the transient current  $I_G$  coincides with the peak of the short circuit current  $I_S$ . Since the peak of the short circuit current  $I_S$  coincides with the time of transition of the input voltage, the peak of the transient current  $I_G$  precedes the transition time of the logic gate output. Conversely, when the capacitance charging current  $I_C$  is larger than the short circuit current  $I_S$ , the peak of the waveform of the transient current  $I_G$  concurs with the peak of the current  $I_C$ . Since the capacitance charging current  $I_C$  is related to the voltage transition on the output signal line OUT, the peak of the transient current  $I_G$  virtually coincides with the time of outputting from the logic gate.

Fig. 3A depicts a CMOS IC, which is formed by a series connection of four inverters G1, G2, G3 and G4 and in which transient currents  $I_{G1}$ ,  $I_{G2}$ ,  $I_{G3}$  and  $I_{G4}$  flowing across them are usually fed from one power supply terminal  $T_{VD}$ . Accordingly, when the input voltage  $V_{IN1}$  to the inverter G1 varies as shown in Fig. 3B, a transient power supply current response of the illustrated IC is expressed as the sum of transient currents  $I_{G1}$  to  $I_{G4}$  flowing across the

logic gates G1 to G4, and is given by the following equation.

$$I_{DDT} = \sum_{n=1}^N I_{Gn} \quad (6)$$

where N is the number of logic gates that are switched by an input test pattern sequence; N = 4 in the example of Fig. 3A.

5            Since the peak (or trailing edge) of the transient current waveform of the logic gate corresponds to the transition time of the output from the logic gate, the final peak (the final trailing edge) of the transient current waveform of the CMOS IC coincides with the time of transition of the output from the logic gate G4 that is switched last in the CMOS IC. Accordingly, the path  
10   delay time of the CMOS IC can be calculated by detecting the final peak (the final trailing edge) of the transient power supply current waveform of the CMOS IC and comparing the time of the detected final peak and the time of a input transition. In this case, the time of the final trailing edge of the transient power supply current can be calculated, for example, as the  
15   maximum value of the time when the transient power supply current reaches a predetermined value. In general, the above-mentioned predetermined current value of the transient power supply current is the value that the power supply current reaches at the time when the output from the last logic gate on that one of plural logic signal path in the semiconductor IC which is under test  
20   reaches a value one half that of the power supply voltage. This predetermined current value is available, for instance, from statistic data obtained by performing a circuit simulation of the circuit under test or by using a real device.

25            In the manner described above, the delay time of each path in the semiconductor IC can be calculated, and by comparing the thus obtained delay time with a predetermined time (for example, the period  $T_{CLK}$  of a

system clock), a delay fault in the path under test can be detected.

### Delay Fault

In the first place, a definition will be given of the delay fault.

Consider the activation of one signal propagation path  $P = \{g_0, g_1, g_2, \dots,$

5  $g_m\}$  in a CMOS logic circuit through the use of a test pattern sequence  $T = \langle v_1, v_2 \rangle$  (indicating that a voltage signal  $v_1$  is followed by a voltage signal  $v_2$ )

which is composed of two test patterns  $v_1$  and  $v_2$ . In the above,  $g_0$  is an input

signal line of the path  $P$ , and  $g_1, g_2, \dots, g_m$  are output signal lines of logic gates

$G_1, G_2, \dots, G_m$  on the path  $P$ , while at the same time  $g_0, g_1, \dots, g_{m-1}$  are input

10 signal lines of the logic gates  $G_1, G_2, \dots, G_m$  on the path  $P$  as well. Letting the time of signal transition in the signal lines  $g_0, g_1, \dots, g_m$  (the times when a

voltage signal crosses  $V_{DD}/2$ ) be represented by  $\tau_0, \tau_1, \dots, \tau_m$ , respectively, the

gate delay time  $t_{gdi}$  (where  $1 \leq i \leq m$ ) of each of the logic gate  $G_1, G_2, \dots, G_m$

on the path  $P$  is given by

$$15 \quad t_{gdi} = \tau_i - \tau_{i-1} \quad (7)$$

Accordingly, the path delay time  $t_{pd}$  of the path  $P$  can be calculated, as the

sum of gate delay times  $t_{gdi}$ , by

$$t_{pd} = \sum_{i=1}^m t_{gdi} = \tau_m - \tau_0 \quad (8)$$

However, the actual gate delay time  $t_{gdi}$  varies under the influence of a fault.

$$20 \quad t_{gdi} = t_{gdi,typ} + \delta_i, \quad 1 \leq i \leq m \quad (9)$$

where  $t_{gdi,typ}$  is a typical value of the delay time of the logic gate  $G_i$  and  $\delta_i$  is a

variation component of the gate delay time. For example, an open fault

increases the delay time of a faulty logic gate alone but does not increase the delay time of a fault-free or normal logic gate. And a parameter abnormality

25 fault increases the delay time of every logic gate. With a change in the gate delay time, the path delay time  $t_{pd}$  also undergoes a similar change, which can

be expressed by the following equation.

$$t_{pd} = t_{pd,typ} + \Delta = \sum_{i=1}^n (t_{gdi,typ} + \delta_i) \quad (10)$$

where  $t_{pd,typ}$  is a typical value of the delay time of the path P and  $\Delta$  is a variation component of the path delay time.

5 Fig. 4 schematically shows the basic principle of a delay fault testing method. As depicted in Fig. 4A, the test pattern sequence  $\langle v_1, v_2 \rangle$  is latched in an input latch on a pattern-wise basis for each system clock CLK, from which it is applied to the input signal of each path of the semiconductor IC under test, and the output from each output signal line of the IC under test is  
10 latched by the clock CLK. In order for the IC under test to operate normally, it is necessary that a signal transition made in the input latch be propagated to the output latch via the path P in the IC under test within a predetermined time. Accordingly, based on the relationship between the input  $V_{IN}$  and output  $V_{OUT}$  of the path P shown in Fig. 4B and the system clock CLK shown  
15 in Fig. 4C, the delay time  $t_{pd}$  of the path P needs to satisfy the following condition.

$$t_{pd} + T_{SU} < T_{CLK} - T_{SKW} \quad (11)$$

where  $T_{SU}$  is a signal set-up time,  $T_{CLK}$  is the period of the system clock CLK and  $T_{SKW}$  is a clock skew of the system clock CLK (the amount of  $\pm$  variations  
20 of the edge of the clock CLK due to its jitter). Modifying Eq. (11) gives

$$t_{pd} < T_{CLK} - T_{SKW} - T_{SU} \equiv T' \quad (12)$$

That is, the delay time  $t_{pd}$  of the path P needs to be shorter than the time ( $T'$ ) obtained by subtracting from the clock period  $T_{CLK}$  such margins as the set-up time  $T_{SU}$  and the clock skew  $T_{SKW}$ . If  $t_{pd}$  is larger than  $T'$ , then the signal  
25 propagation over the path P lags behind the system clock at which to latch it in the output latch; so that the circuit does not operate normally. This state is



defined as the delay fault. That is, it is defined that the path P has a delay fault when the delay time  $t_{pd}$  is longer than the predetermined time  $T'$ , where  $T'$  is the permissible upper limit value of the delay time.

Open Fault (accompanied by delay fault)

5           Next, a definition is given of an open fault that leads to the delay fault.

The open fault is an unintentional electrical discontinuity, which divides a certain signal line into two or more different signal lines. Included in the open faults are such as a break in a contact due to loss of metal or by an oxide film, a break in a metal wire due to patterning failure or etching failure and a

10   break in a diffusion layer or poly-Si layer due to masking failure. Such open faults fall into two types: an open fault which causes a "logic fault" that the input signal  $V_{IN}$  does not ever appear at the output  $V_{OUT}$  of a signal line  $W_i$  due to an open  $F_C$  in the signal line  $W_i$  as shown in Fig. 5A, and an open fault

15   which causes a "delay fault" that the input signal  $V_{IN}$  passes through the breakage or the portion of the open  $F_C$  by, for example, a tunneling current and appears at the output  $V_{OUT}$  of the signal line  $W_i$  after a time lag as depicted in Fig. 5B. The open fault which causes the logic fault is so large in the scale of open that no current flows even if a voltage is applied to the broken signal line  $W_i$  across the breakage. Consequently, the parasitic

20   capacitance is not charged and discharged in association with the signal transition, resulting in the logic fault that logic is kept at a certain value. In contrast thereto, in the open fault which leads to the delay fault, when a voltage is applied to the signal line  $W_i$  across the breakage, a very small current is generated; however, since the amount of such current is smaller  
25   than the current flow during normal operation, the charge and discharge of the parasitic capacitance associated with the signal transition are delayed, resulting in an increase in the delay time of the circuit. The open faults of

this kind are classified into a resistive open fault that the resistance value between signal lines becomes larger than its normal value due to a contact failure or the like or the resistance value of a signal line becomes larger than its normal value due to a failure in the signal line, and a small open fault (< 100 nm) that the tunneling effect generates a very small leak current flow across the breakage. The tunnel current that flows across the small open fault is described, for example, in C. L. Henderson, J. M. Soden, and C. F. Hawkins, "The Behavior and Testing Implications of CMOS IC Logic Gate Open Circuits," Proceedings of IEEE International Test Conference, pp. 302-310, 1991. The present invention is intended for the open fault that causes the delay fault. In this specification the fault of this kind will hereinafter be referred to merely as an open fault.

Delay Fault Detecting Method (using the pulse width of the transient power supply current)

Next, a description will be given of a method for detecting the delay fault through utilization of the pulse width of the above-mentioned transient power supply current. This method is one that measures the pulse width of the power supply current of the circuit under test and compares it with a predetermined time. Fig. 6 shows the basic principle of this method.

Assumed that in a CMOS logic circuit, plural paths  $P_1, P_2, \dots, P_n$  are activated by a test pattern sequence  $T = \langle v_1, v_2 \rangle$  which has two test patterns  $v_1$  and  $v_2$ . Letting  $\tau_{ij}$  represent the switching time of the  $j$ -th logic gate from the input of the path  $P_i$ , the number of logic gates differs with the paths  $P_1, \dots, P_n$ , and the output transition time  $\tau_{\max}$  of the logic gate  $G_{\text{final}}$  which is switched last among the logic gates on the paths  $P_1, \dots, P_n$  is given by

$$\tau_{\max} = \max_{i,j} \{ \tau_{ij} \}, 1 \leq i \leq n, 1 \leq j \quad (13)$$

Accordingly, The maximum value  $t_{\text{pd,max}}$  of the path delay time in the paths  $P_1,$

...,  $P_n$  can be calculated as the time interval between the time  $\tau_{\max}$  and the input transition time  $\tau_0$  by

$$t_{pd,\max} = \tau_{\max} - \tau_0 \quad (14)$$

On the other hand, the pulse width  $t_{PW}$  of the transient power supply current waveform of the CMOS logic circuit is defined to be the time interval between the input transition time  $\tau_0$  and the time  $\tau_{IDD}$  of the last peak (trailing edge) of the transient power supply current waveform.

$$t_{PW} \equiv \tau_{IDD} - \tau_0 \quad (15)$$

As described previously, the time  $\tau_{IDD}$  of the last peak of the transient power supply current waveform precedes the output transition time  $\tau_{\max}$  of the logic gate  $G_{\text{final}}$  that performs switching last, and the trailing edge of the transient power supply current waveform coincides with the output transition time  $\tau_{\max}$  of the logic gate  $G_{\text{final}}$ . Accordingly, the pulse width  $t_{PW}$  of the transient power supply current corresponds to the delay time  $t_{pd,\max}$  of the path P that is activate by the test pattern T.

$$t_{PW} = \tau_{IDD} - \tau_0 \leq \tau_{\max} - \tau_0 = t_{pd,\max} \quad (16)$$

If the pulse width  $t_{PW}$  is larger than the permissible upper limit value  $T'$  of the delay time,

$$T' < t_{PW} \leq t_{pd,\max} \quad (17)$$

In the path of the largest delay time  $t_{pd,\max}$ , the signal propagation lags behind the system clock. That is, the delay fault is present in the circuit. Hence,  $t_{PW}$  larger than  $T'$  indicates the presence of the delay fault in any one of the activated paths, whereas  $t_{PW}$  smaller than  $T'$  indicates the absence of the delay fault in any of the activated paths.

Delay fault absent:  $t_{PW} \leq T'$

Delay fault present:  $t_{PW} > T'$  (18)

This relationship is depicted in Fig. 6. Fig. 6A depicts the input and

output voltages  $V_{IN}$  and  $V_{OUT}$  of a path in the cases where the path is faulty and fault-free. Fig. 6B similarly shows the transient power supply current in the cases where the path is faulty and fault-free.

As described above, the circuit can be tested for the delay fault by  
5 comparing the pulse width  $t_{PW}$  of the transient power supply current with the predetermined time  $T'$ .

Further, since the transient power supply current of the logic gate monotonously decreases after reaching the peak value as depicted in Fig. 2, the power supply current of the CMOS IC shown in Fig. 3 monotonously  
10 decreases after the output transition time of the last-switching logic gate. That is, in a fault-free CMOS IC, letting the output transition time of the last-switching logic gate be represented by  $\tau_{max}$  and the instantaneous value of the transient power supply current at the time  $\tau_{max}$  be represented by  $I'$ , the transient power supply current of the CMOS IC will not become larger than  
15 the value  $I'$  after the time  $\tau_{max}$ .

By measuring the instantaneous value of the transient power supply current of the CMOS IC at a predetermined time through utilization of the above principle, it is possible to detect the delay fault in the circuit under test. The current value  $I'$ , which is used as the criterion for judging the fault  
20 detection, is the value of the power supply current at the time when the output from the last logic gate on the path under test reaches the value one half that of the power supply voltage. The current value  $I'$  can be obtained with a circuit simulation for the circuit under test or from statistic data by a real device.

25 Delay Fault Detecting Method (using an instantaneous value of the transient power supply current)

Next, a description will be given of a method for detecting the delay

fault through utilization of an instantaneous value of the transient power supply current. This method is one that measures an instantaneous value of the transient power supply current of the circuit under test at a predetermined time and compares the measured value with the transient power supply current value of a golden circuit free from the delay fault. The basic principle of this method is shown in Fig. 7. Fig. 7A depicts input and output voltages  $V_{IN}$  and  $V_{OUT}$  of a path, and Fig. 7B depicts the transient power supply current.

As described previously, in the CMOS IC the maximum value  $t_{pd,max}$  of the delay time in the paths  $P_1, P_2, \dots, P_n$  is given by Eq. (14). Further, as referred to previously, since the output transition time of the logic gate coincides with the time of the peak or trailing edge of the transient power supply current of the logic gate, the maximum time  $\tau_{max}$  corresponds to the time  $\tau_{IDD}$  of the last peak or trailing edge of the transient power supply current waveform  $I_{DDT}$  of the circuit. Since the power supply current  $I_G$  of the logic gate can be approximated using a triangular wave, and since  $G_{final}$  is the last gate to switch, there is no logic circuit after  $\tau_{max}$  which has the peak of its power supply current. Accordingly, at time  $t$  where  $t \geq \tau_{max}$ , a power supply current waveform function  $i_{DDT}(t)$  is a monotonously decreasing function. That is, letting the time function of the power supply current waveform be represented by  $i_{DDT}(t)$  and the instantaneous value of the power supply current at the time  $\tau_{max}$  be represented by

$$I' \equiv i_{DDT}(\tau_{max}) \quad (19)$$

The following equation holds at the time  $t$  where  $t \geq \tau_{max}$ :

$$i_{DDT}(t) \leq i_{DDT}(\tau_{max}) = I', t \geq \tau_{max} \quad (20)$$

For normal circuit operation, the maximum path delay time  $t_{pd,max}$  needs to be smaller than the upper limit value  $T'$  ( $= T_{CLK} - T_{SKW} - T_{SU}$ ) of the delay time.

$$T_{pd,max} = \tau_{max} - \tau_0 < T' \quad (21)$$

Accordingly, when the circuit is fault-free, the following equation holds from Eq. (20) at the time  $t$  where  $t = T' + \tau_0 > \tau_{max}$ .

$$i_{DDT}(T' + \tau_0) \leq I' \quad (22)$$

- 5 If the instantaneous value of the transient power supply current waveform  $i_{DDT}$  at the time  $T' + \tau_0$  is larger than the value  $I'$ , that is, if

$$i_{DDT}(T' + \tau_0) > I' = i_{DDT}(\tau_{max}) \quad (23)$$

it follows that

$$\tau_{max} > T' + \tau_0 \quad (24)$$

$$10 \quad \therefore t_{pd,max} = \tau_{max} - \tau_0 > T' \quad (25)$$

because  $T' + \tau_0$  cannot be larger than  $\tau_{max}$ . In the path of the largest delay time  $t_{pd,max}$ , the signal propagation lags behind the system clock. That is, the delay fault is present in the circuit. Accordingly, that the power supply current value  $i_{DDT}(T' + \tau_0)$  at the time  $T' + \tau_0$  is larger than  $I'$  indicates the presence of the delay fault in any one of the activated paths. Conversely, the power supply current value  $i_{DDT}(T' + \tau_0)$  smaller than  $I'$  indicates the absence of the delay fault in any of the activated paths.

Delay Fault Present:  $i_{DDT}(T' + \tau_0) \leq I'$

Delay Fault Absent:  $i_{DDT}(T' + \tau_0) > I' \quad (26)$

- 20 This relationship is shown in Fig. 7.

As described above, the delay fault in the circuit can be detected by comparing the instantaneous value of the power supply current value  $I_{DDT}$  at a predetermined time with the  $I_{DDT}$  level of a fault-free circuit.

#### Integral value of Transient Power Supply Current

- 25 Further, from Eqs. (3) and (4), time integrals  $Q_{Sr}$  and  $Q_{Sf}$  of short circuit currents  $I_{Sr}$  and  $I_{Sf}$  are given by

$$Q_{Sr} = \int_{-\infty}^{\infty} I_{Sr} dt = \frac{I_{Smax} (V_{DD} - V_{THN} - V_{THP})}{2V_{DD}} t_r \quad (27)$$

$$Q_{Sf} = \int_{-\infty}^{\infty} I_{Sf} dt = \frac{I_{Smax} (V_{DD} - V_{THN} - V_{THP})}{2V_{DD}} t_f \quad (28)$$

Accordingly, the integral  $Q_s$  of the short circuit current flowing through the logic gate at the time of switching is given by

$$5 \quad Q_s = \int_{-\infty}^{\infty} I_s dt = \frac{I_{Smax} (V_{DD} - V_{THN} - V_{THP})}{2V_{DD}} t_f \propto t_{Tf} \quad (29)$$

where  $t_r$  is the input signal transition time. That is, the integral  $Q_s$  of the short circuit current  $I_s$  ( $I_{Sr}$  or  $I_{Sf}$ ) flowing into the logic gate is in proportion to the input transition time  $t_r$  of the logic gate. Further, it will be seen that the integral  $Q_s$  is irrespective of whether the direction of the input signal transition is a rising or falling transition.

From Eq. (5) the integral  $Q_c$  of the charging current  $I_c$  to the output load capacitance  $C_{load}$  of the CMOS inverter is given by

$$\begin{aligned} Q_c &= \int_{-\infty}^{\infty} I_c dt = \int_{-\infty}^{\infty} C_{load} \frac{dv_{out}(t)}{dt} dt \\ &= C_{load} [v_{out}(t)]_{-\infty}^{\infty} = C_{load} (V_{DD} - 0) = C_{load} V_{DD} \end{aligned} \quad (30)$$

15 The integral  $Q_c$  is not dependent on the input transition time  $t_r$  of the CMOS inverter.

Accordingly, the integrals  $Q_{Gf}$  and  $Q_{Gr}$  of transient currents  $I_{Gf}$  and  $I_{Gr}$  flowing through the logic gate are calculated from Eqs. (1), (2), (29) and (30) as follows:

$$20 \quad Q_{Gf} = \int_{-\infty}^{\infty} (I_{Sf} + I_c) dt = \frac{I_{Smax} (V_{DD} - V_{THN} - V_{THP})}{2V_{DD}} t_T + C_{load} V_{DD} \propto t_T \quad (31)$$

$$Q_{Gr} = \int_{-\infty}^{\infty} I_{Sr} dt = \frac{I_{Smax} (V_{DD} - V_{THN} - V_{THP})}{2V_{DD}} t_T \propto t_T \quad (32)$$

That is, the integral of the transient current of the logic gate is in proportion to its input transition time. Fig. 8 is a graph showing the results of a circuit simulation about variations in the integral of the transient current of the inverter when the input transition time of the inverter is changed. The graph of Fig. 8 also demonstrates that the discussion on Eqs. (31) and (32) is correct.

The CMOS IC depicted in Fig. 3 is a combination of four inverters ( $G_1, G_2, G_3, G_4$ ) connected in series, and the currents ( $I_{G1}, I_{G2}, I_{G3}, I_{G4}$ ) flowing through the inverters are usually provided from one power supply. On this account, the transient power supply current response  $I_{DDT}$  of the IC is expressed as the sum of currents flowing through the respective logic gate as depicted in Fig. 3C (Eq. (6)). Accordingly, the integral  $Q_{DDT}$  of the transient power supply current  $I_{DDT}$  is also expressed by Eq. (33) as the sum of integrals  $Q_{Gn}$  (where  $1 \leq n \leq N$ ) of the current flows through the respective logic gates.  $N$  is the number of logic gates which are switched by the input test pattern sequence, and in the case of Fig. 3A,  $N = 4$ .

$$Q_{DDT} = \int_{-\infty}^{\infty} I_{DDT} dt = \int_{-\infty}^{\infty} \left( \sum_{n=1}^N I_{Gn} \right) dt = \sum_{n=1}^N \int_{-\infty}^{\infty} I_{Gn} dt = \sum_{n=1}^N Q_{Gn} \quad (33)$$

In the example of Fig. 3, the integral  $Q_{DDT}$  of the transient power supply current  $I_{DDT}$  is expressed as the sum of integrals ( $Q_{G1}, Q_{G2}, Q_{G3}, Q_{G4}$ ) of the current flows through the respective inverters.

Since the integrals  $Q_{Gn}$  (where  $1 \leq n \leq N$ ) of the current flows through the respective logic gates are in proportion to the input transition times  $t_{in}$  (where  $1 \leq n \leq N$ ) of the respective logic gates, the integral  $Q_{DDT}$  is given by a linear polynomial of  $t_{in}$  (where  $1 \leq n \leq N$ ). For example, in the Fig. 3 example, the integral  $Q_{DDT}$  is given by a linear polynomial of the input



transition times ( $t_{r1}$ ,  $t_{r2}$ ,  $t_{r3}$ ,  $t_{r4}$ ) of the respective inverters; in general, it is given by the following equation.

$$Q_{DDT} = \sum_{n=1}^N Q_{Gn} = \sum_{n=1}^N Q_{Sn} + \sum_{n=1}^N Q_{Cn} = \sum_{n=1}^N a_n t_{Tn} + b \quad (34)$$

where  $a_n$  is a proportional coefficient between the integral  $Q_{Sn}$  of the short circuit current of the logic gate  $G_n$  and its input transition time  $t_{Tn}$ , and  $b$  is a constant term that is expressed as the sum of charging currents  $Q_{Cn}$  flowing into the respective logic gates.

### Open Fault

The use of the integral of the transient power supply current permits detection of the delay fault in the path under test and the delay fault resulting from the open fault.

The open fault allows a small current flow through the disconnected point, and hence it can be modeled using a large resistance  $R_{open}$ . Fig. 9A depicts an example of a CMOS inverter that has an open fault in its input.

That is, it can be shown to have a resistance element of the large resistance  $R_{open}$  connected in series to the input signal line A. When a signal transition takes place as depicted in Fig. 9B, a signal transition in the signal line A' succeeding the disconnected point is delayed by the open fault as depicted in Fig. 9C. Letting the resistance of the open fault be represented by  $R_{open}$  and the parasitic capacitance in the input of the inverter by  $C_{in}$ , the signal transition time  $t_r$  in the signal line A' is given by

$$t_r \approx t_{T,typ} + 2.2R_{open}C_{in} \quad (35)$$

where  $t_{T,typ}$  is a typical value of the transition time of the input signal when no fault is present. The transition time  $t_r$  was calculated as the time necessary for the voltage value to rise from 0.1  $V_{DD}$  up to 0.9  $V_{DD}$  (or for the voltage value to fall from 0.9  $V_{DD}$  down to 0.1  $V_{DD}$ ).  $2.2R_{open}C_{in}$  is the time needed

for the parasitic capacitance ( $C_{in}$ ) to rise from  $0.1 V_{DD}$  up to  $0.9 V_{DD}$ ; this value was calculated by  $\log_e(0.9 V_{DD}/0.1 V_{DD}) \times R_{open} C_{in}$ . That is, the increment of the input signal transition time of the inverter is in proportion to the resistance value  $R_{open}$  of the open fault. Accordingly, when an open fault is present in the input of a  $k$ -th inverter on the path under test, the integral  $Q_{DDT}$  of the power supply current of the CMOS IC is given by the following equation (36) from Eqs. (34) and (35), and it varies linearly with the resistance value  $R_{open}$  of the open fault, and the increment is in proportion to the resistance value  $R_{open}$ .

$$\begin{aligned} Q_{DDT} &= \sum_{n=1}^N a_n t_{Tn} + b = \left( \sum_{n=1}^N a_n t_{Tn,typ} + b \right) + 2.2a_k C_{in} R_{open} \\ &= Q_{DDT,typ} + 2.2a_k C_{in} R_{open} \propto R_{open} \end{aligned} \quad (36)$$

where  $Q_{DDT,typ}$  is a typical value of the integral of the power supply current in the case of no fault.  $2.2a_k C_{in} R_{open}$  in the second term on the right-hand side of Eq. (36) is the amount of addition based on the open fault in the input of the  $k$ -th inverter. Eq. (36) also agrees with the results of simulation about variations in the integral  $Q_{DDT}$  with the resistance value  $R_{open}$  shown in Fig. 10. Plotted in Fig. 10 are variations in the integral  $Q_{DDT}$  with the resistance value  $R_{open}$  of the open fault when the open fault is present in the input signal line IN2 of the inverter G2 in the circuit shown in Fig. 3.

Accordingly, it is possible to detect an open fault in the input stage of a logic gate on the path under test by measuring the integral  $Q_{DDT}$  of the transient power supply current and comparing it with the integral  $Q_{DDT,typ}$  of the transient power supply current of a fault-free circuit. In the actual CMOS manufacturing process, variations in process parameters cause variations in the integral of the transient power supply current within the range of  $Q_{DDT,typ} \pm \Delta_Q$  as depicted in Fig. 11, where  $\Delta_Q$  is a variation in the

integral of the transient power supply current. Hence, when the integral  $Q_{DDT}$  is larger than the upper limit value  $Q_{DDT,typ} + \Delta_Q$  of the integral of the transient power supply current in a fault-free circuit, it can be decided that an open fault is present on the path under test. That is, the integral  $Q_{DDT}$  smaller than the upper limit value  $Q_{DDT,typ} + \Delta_Q$  indicates the absence of the open fault in the CMOS IC, whereas  $Q_{DDT}$  larger than  $Q_{DDT,typ} + \Delta_Q$  indicates the presence of the open fault in the CMOS IC.

Open Fault Absent:  $Q_{DDT} \leq Q_{DDT,typ} + \Delta_Q$

Open Fault Present:  $Q_{DDT} > Q_{DDT,typ} + \Delta_Q$  (37)

10  $Q_{DDT,typ}$  and  $\Delta_Q$  can be derived, for example, by a simulation about process variations.

Method for Detecting Delay Fault by Fault in Input Stage (using the integral of the transient power supply current)

15 Next, a description will be given of a method for detecting the delay fault through utilization of the time integral of the transient power supply current described above. This method is to evaluate the delay fault by measuring the integral of the transient power supply current of the circuit under test and comparing it with a predetermined value.

20 The delay time  $t_{gd}$  of a logic gate is in proportion to the input signal transition time  $t_T$ , and is given by the following equation (Neil H. E. Weele, "Principles of CMOS VLSI Design-A Systems Perspective," Second Edition, pp. 216-217, Eqs. 4.52 and 4.53, Addison-Weely Publishing Company, 1999).

$$t_{gd} = t_{gd,step} + \frac{1}{6} \left( 1 - 2 \frac{V_{TH}}{V_{DD}} \right) t_T \quad (38)$$

25 where  $t_{gd,step}$  is the delay time of a fault-free inverter for a step input with no transition time. Further,  $V_{TH}$  is a threshold voltage of a p-MOS or n-MOS, which is given by  $V_{TH} = V_{THN}$  for a rising transition of the input and by  $V_{TH} =$

$V_{THP}$  for a falling transition of the input. Since the input transition time of the logic gate is given by Eq. (35), the delay time  $t_{gd}$  of a logic gate having an open fault in the input signal line that can be modeled by the resistance  $R_{open}$  can be calculated by substituting Eq. (35) into Eq. (38).

$$\begin{aligned}
 5 \quad t_{gd} &= t_{gd,step} + \frac{t_T}{6} \left( 1 - 2 \frac{V_{TH}}{V_{DD}} \right) \\
 &= t_{gd,step} + \frac{t_{T,typ} + 2.2R_{open}C_{in}}{6} \left( 1 - 2 \frac{V_{TH}}{V_{DD}} \right) \\
 &= t_{gd,typ} + \frac{t_{T,typ}}{6} \left( 1 - 2 \frac{V_{TH}}{V_{DD}} \right) + \frac{2.2C_{in}}{6} \left( 1 - 2 \frac{V_{TH}}{V_{DD}} \right) R_{open} \\
 &= t_{gd,typ} + \frac{2.2C_{in}}{6} \left( 1 - 2 \frac{V_{TH}}{V_{DD}} \right) R_{open} \propto R_{open} \quad (39)
 \end{aligned}$$

In the above,  $t_{gd,typ}$  is a typical value of the delay time of a fault-free logic gate.

- 10 That is, the delay time of a logic gate with the open fault varies with the resistance value  $R_{open}$  of the fault, and the increment  $\delta$  of the gate delay time is in proportion to the resistance value  $R_{open}$ . Therefore, when an open fault is present in the input of any one of the logic gates on the path under test, the delay time  $t_{pd}$  of the path under test is also in proportion to the resistance
- 15 value  $R_{open}$ . This can be understood from the fact that substituting Eq. (39) into Eq. (10) gives the following equation (40).

$$\begin{aligned}
 t_{pd} &= \sum_{i=1}^m t_{gdi} \\
 &= \sum_{i=1}^m t_{gd,typ} + \frac{2.2C_{ink}}{6} \left( 1 - 2 \frac{V_{TH}}{V_{DD}} \right) R_{open} \\
 &= t_{pd,typ} + \frac{2.2C_{ink}}{6} \left( 1 - 2 \frac{V_{TH}}{V_{DD}} \right) R_{open} \propto R_{open} \quad (40)
 \end{aligned}$$

- 20 This also agrees with the results of a simulation for variations in the path

delay time  $t_{pd}$  with respect to the resistance value  $R_{open}$  shown in Fig. 12. Plotted in Fig. 12 are variations in the path delay time  $t_{pd}$  with respect to the resistance value  $R_{open}$  of the open fault in the input signal line of the inverter G2 in the circuit depicted in Fig. 3A.

- 5            The integral  $Q_{Sk}$  of the short circuit current of a logic gate  $G_k$  on the path P when an open fault is present in the input of the gate  $G_k$  can be calculated from Eqs. (29) and (35) as follows:

$$\begin{aligned}
 Q_{Sk} &= \frac{I_{Smax} (V_{DD} - V_{THN} - V_{THP})}{2V_{DD}} t_{Tk} \\
 &= \frac{I_{Smax} (V_{DD} - V_{THN} - V_{THP})}{2V_{DD}} (t_{Tk,typ} + 2.2R_{open} C_{ink}) \\
 10 \quad &= \frac{I_{Smax} (V_{DD} - V_{THN} - V_{THP})}{2V_{DD}} \cdot t_{Tk,typ} + \frac{I_{Smax} (V_{DD} - V_{THN} - V_{THP})}{2V_{DD}} \cdot 2.2R_{open} C_{ink} \\
 &= Q_{Sk,typ} + \frac{2.2I_{Smax} (V_{DD} - V_{THN} - V_{THP}) C_{ink}}{2V_{DD}} \cdot R_{open}
 \end{aligned}$$

Therefore, the integral  $Q_{DDT}$  of the transient power supply current of the IC is calculated from Eq. (34) as follows:

$$\begin{aligned}
 15 \quad Q_{DDT} &= \sum_{n=1}^N Q_{Gn} \\
 &= \sum_{n=1}^N Q_{Sn} + \sum_{n=1}^N Q_{Cn} \\
 &= \sum_{n=k}^N Q_{Sn,p} + Q_{Sk,typ} + \frac{2.2I_{Smax} (V_{DD} - V_{THN} - V_{THP}) C_{ink}}{2V_{DD}} \cdot R_{open} + \sum_{n=1}^N Q_{Cn} \\
 &= \sum_{n=1}^N Q_{Sn,typ} + \sum_{n=1}^N Q_{Cn} + \frac{2.2I_{Smax} (V_{DD} - V_{THN} - V_{THP}) C_{ink}}{2V_{DD}} \cdot R_{open} \\
 &= Q_{DDT,typ} + \frac{2.2I_{Smax} (V_{DD} - V_{THN} - V_{THP}) C_{ink}}{2V_{DD}} \cdot R_{open} \quad (41)
 \end{aligned}$$

and the integral  $Q_{DDT}$  of the transient power supply current of the circuit is also in proportion to the resistance value  $R_{open}$  of the open fault.

- Accordingly, from Eqs. (40) and (41), the delay time  $t_{pd}$  of the path P with the open fault linearly varies with respect to the integral  $Q_{DDT}$  of the transient power supply current of the CMOS IC. This also agrees with the results of the simulation about variations in the delay time  $t_{pd}$  with respect to the integral value  $Q_{DDT}$  shown in Fig. 13. Plotted in Fig. 13 are variations in the delay time  $t_{pd}$  with respect to the integral value  $Q_{DDT}$  of the transient power supply current when an open fault is present in the input signal line of the inverter G2 in the circuit of Fig. 3A.

Substituting  $R_{open}$  obtained from Eq. (41) into Eq. (40) gives

$$\begin{aligned} t_{pd} &= t_{pd,typ} + \frac{2.2C_{ink}}{6} \left( 1 - 2 \frac{V_{TH}}{V_{DD}} \right) R_{open} \\ &= t_{pd,typ} + \frac{2.2C_{ink}}{6} \left( 1 - 2 \frac{V_{TH}}{V_{DD}} \right) \cdot \frac{(Q_{DDT} - Q_{DDT,typ}) \cdot 2V_{DD}}{2.2I_{Smax} (V_{DD} - V_{THN} - V_{THP}) C_{ink}} \\ &= t_{pd,typ} + \frac{V_{DD} - 2V_{TH}}{3I_{Smax} (V_{DD} - V_{THN} - V_{THP})} (Q_{DDT} - Q_{DDT,typ}) \end{aligned} \quad (42)$$

- Letting  $Q_{max}$  represent the integral of the transient power supply current at the time when the path delay time  $t_{pd}$  reaches the permissible upper limit value  $T'$  of the delay time, the following equation (43) is obtained by calculating  $Q_{max}$  with  $t_{pd} = T'$  and  $Q_{DDT} = Q_{max}$  in Eq. (42).

$$Q_{max} = Q_{DDT,typ} + \frac{3I_{Smax} (V_{DD} - V_{THN} - V_{THP})}{V_{DD} - 2V_{TH}} (T' - t_{pd,typ}) \quad (43)$$

- The value  $Q_{max}$  is the upper limit value of the integral  $Q_{DDT}$  of the transient power supply current of a CMOS IC with no delay fault. That is, the value  $Q_{DDT}$  smaller than the upper limit value  $Q_{max}$ , indicates the absence of the delay fault in the CMOS IC, and the value  $Q_{DDT}$  larger than the value  $Q_{max}$

indicates the presence of the delay fault.

Delay Fault Absent:  $Q_{DDT} \leq Q_{max}$

Delay Fault Present:  $Q_{DDT} > Q_{max}$  (44)

As described above, the circuit can be tested for the delay fault by  
5 comparing the integral  $Q_{DDT}$  of the transient power supply current with the  
predetermined value  $Q_{max}$ . The predetermined value  $Q_{max}$  can be obtained by  
a circuit simulation or from statistic data by Eq. (43).

The transient power supply current is a transient current flowing  
across the power supply terminal of the IC, and its observability higher than a  
10 voltage signal is ensured. Hence, the delay fault detecting scheme using the  
transient power supply current assures higher observability for the delay fault  
than does a delay fault detecting scheme using the voltage signal. For  
example, the delay fault detecting scheme using a voltage signal, for instance,  
cannot detect the delay fault unless the voltage signal propagates to the output  
15 signal line of an IC. In contrast thereto, the delay fault detecting scheme  
using the transient power supply current signal can detect the delay fault since  
it is possible to measure a transient power supply current signal of a pulse  
width corresponding to the delay time of the path over which the voltage  
signal has propagated even if the voltage signal does not propagate to the  
20 output signal line of the IC. Accordingly, the delay fault detecting scheme  
using the transient power supply current does not require the propagation of  
the voltage signal to the output signal line of the IC, and hence it is less  
limited by the test pattern generation than the conventional delay fault  
detecting scheme using the voltage signal. Accordingly, test patterns can be  
25 generated with more ease. In the extreme, for example, even if test pattern  
sequences are randomly generated and applied to the circuit under test, the  
delay fault detecting scheme using the transient power supply current permits

detection of a delay fault in the path that is activated by the test pattern sequences applied thereto.

Fault List Making Method (fault simulation)

Next, a description will be given of the fault list making method or the fault simulation method according to the present invention. Fig. 14 illustrates an example of a CMOS IC under test. The illustrated IC under test has three input terminals I1, I2 and I3, two output terminals O1 and O2, three internal signal nodes N1, N2 and N3, and five logic gates G1, G2, G3, G4 and G5. The input terminal I1 is connected to the input of the inverter logic gate G1, which has its output connected via the node N1 to the one input of the NAND logic gate G3. The input terminals I2 and I3 are connected to the input side of the NAND logic gate G2, which has its output connected via the node N2 to the other input of the logic gate G3, which has its output connected via the node N3 to the input of the inverter logic gate G4 and the one input of the NOR logic gate G5. The input terminal I3 is connected to the other input of the logic gate G5, and the logic gates G4 and G5 have their outputs connected to the output terminals O2 and O3. Though not shown, the logic gates G1 to G5 are connected to a common power supply terminal.

In Fig. 15 there are depicted the results of a fault simulation performed on the above-mentioned CMOS IC under test. In Fig. 15, the first column shows identifiers of test pattern sequences; the second column shows input signals (test pattern sequences) applied to the input terminals I1, I2 and I3 of the CMOS IC; the third column shows signals that occur at the internal signal nodes N1, N2 and N3 of a fault-free CMOS IC under test upon application thereto of the respective test pattern sequences; and the fourth column shows signals that occur at the output terminals O1 and O2 of the fault-free CMOS IC upon application thereto of the respective test pattern sequences. The



signals “0,” “1,” “R” and “F” in the second, third and fourth columns show: a normally-low signal (<“0,” “0”> (the first element in the angle brackets indicating an initial signal value and the second element a final signal value); a normally-high signal (<“1,” “1”>); a rising signal from the low to the high level (<“0,” “1”>); and a falling signal from the high to the low level (<“1,” “0”>). Each test pattern is composed of two test patterns; for example, a test pattern T1 = “00R” means I1, I2, I3 = <“000,” “001”>. That is, it represents applying “0,” “0,” “0” and then “0,” “0,” “1” to the input terminals I1, I2 and I3, respectively. The fifth column shows sets of faulty logic gates (faulty-point list) detectable by the testing using the transient power supply current upon application of the respective test pattern sequences.

When the logic gate has a delay or open fault, its switching operation becomes slow and its transient power supply current waveform changes accordingly, developing an abnormality in the transient power supply current of the IC under test. Hence, by measuring whether the application of a certain test pattern sequence causes an abnormality in the transient power supply current, it can be decided whether the logic gates are faulty or not which perform the switching operation upon application thereto of the above-mentioned input test pattern sequences. For example, upon application of the test pattern sequence T2 to the CMOS IC depicted in Fig. 14, the logic gates G2, G3, G4 and G5 in the IC perform switching, generating transition signals at the internal signal nodes (signal lines) N2, N3 and the output terminals O1, O2 shown in the Fig. 14. Accordingly, when a fault is present in any one of the logic gates G2 to G5, an abnormality is observed in the transient power supply current during the transient power supply current testing using the test pattern sequence T2. That is, faults of the logic gates G2 to G5 can be detected by the transient power supply current testing using

the test pattern sequence T2. Hence, a fault-point list for the test pattern sequence T2 can be calculated as  $GT2 = \{G2, G3, G4, G5\}$  by the above fault simulation.

In the manner described above, it is possible to make a list of faults detectable by a certain test pattern sequence for each logic gate. Moreover, the fault list making method according to the present invention is not limited specifically to the generation of the fault list for each logic gate, but by assuming the presence of faults in the signal lines of the IC, the fault list can be made for each signal line.

Fig. 16 illustrates a CMOS IC under test, which has three input terminals I1, I2 and I3, two output terminals O1 and O2, five logic gates G1, G2, G3, G4 and G5, and 12 signal lines L1, L2, ..., L12. The signal lines are assumed to include input and output signal lines, and the branched signal lines are regarded as different signal lines. Assume that the output signal lines L11 and L12 are connected to output buffers G6 and G7, respectively. The input terminal I1 is connected via the signal line L1 to the input of the inverter logic gate G1. The input terminals I2 and I3 are connected to the input of the NAND logic gate G2 via the signal lines L2, L3 and L4, respectively. The logic gates G1 and G2 have their outputs connected to the input of the NAND logic gate G3 via the signal lines L6 and L7, respectively. The logic gate G3 has its output connected to the input of the inverter logic gate G4 and via the signal lines L8 and L9 and to the one input of the NOR logic gate G5 via the signal lines L8 and L10. The input terminal I3 is connected to the other input of the logic gate G5 via the signal lines L3 and L5. The logic gate G4 has its output connected to the output terminal O1 via the signal line L11 and the buffer G6. The logic gate G5 has its output connected to the output terminal O2 via the signal line L12 and the buffer G7.

Though not shown, the logic gates G1 to G5 and the output buffers G6 and G7 have their power supply terminals connected to a common power supply.

In Fig. 17 there are depicted the results of a fault simulation performed on the above-mentioned CMOS IC under test. In Fig. 17, the first column shows identifiers of test pattern sequences; the second column shows input signals that are applied to the input terminals I1, I2 and I3 of the CMOS IC; the third column shows signals that occur in the signal lines L1 to L12 of a fault-free CMOS IC under test upon application thereto of the respective test pattern sequences; and the fourth column shows signals that occur at the output terminals O1 and O2 of the fault-free CMOS IC upon application thereto of the respective test pattern sequences. The signals "0," "1," "R" and "F" in the second, third and fourth columns are identical with those described previously with reference to Fig. 15. The fifth column shows sets of faulty logic signal lines, i.e. a list of faulty points, detectable by the testing using the transient power supply current upon application of the respective test pattern sequences. When a signal line in the IC has an open fault, the switching operation of the logic gate having its input connected to the faulty signal line becomes slow and the transient power supply current waveform of the logic gate changes accordingly, developing an abnormality in the transient power supply current of the IC under test. Hence, by measuring or observing whether the application of a certain test pattern sequence causes an abnormality in the transient power supply current, it can be decided whether the logic gates having their inputs connected to the signal lines in which the logic signal values change are faulty or not when they perform the switching operation upon application of the above-mentioned input test pattern sequences to the signal lines.

Consider, for example, that the test pattern sequence T6 is applied to

the CMOS IC shown in Fig. 16. When no fault is present, signals in the respective signal lines are such as indicated by 0 and 1, and logic signal values change in the signal lines L2, L7, L8, L9, L10 and L11 in the CMOS IC accordingly, and further, switching takes place in the logic gates G2, G3 and G4 and in the output buffer G6. The logic signal value changes in the signal line L10 but no switching takes place in the logic gate G5 having one of its inputs connected to the signal line L10. Accordingly, when a fault is present in any one of the signal lines L2, L7, L8, L9 and L11, an abnormality is observed in the transient power supply current during the transient power supply current testing using the test pattern sequence T6. That is, faults in the signal lines L2, L7, L8, L9 and L11 can be detected by the transient power supply current testing using the test pattern sequence T6. Thus, a fault list for the test pattern sequence T6 can be calculated as  $LT\ 6 = \{L2, L7, L8, L9, L11\}$  by the above fault simulation.

In the manner described above, a list of faults detectable by the application of a certain test pattern sequence in each signal line can be made. Furthermore, the fault simulation method and the fault simulator according to the present invention are not limited specifically to predicting faulty points of signal lines having connected thereto logic gates, but are also applicable to predicting faults of signal lines in logic gates by assuming faults therein.

In addition, the method and apparatus according to the present invention are not limited specifically to the CMOS IC but are applicable to other semiconductor ICs as well.

## BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1A is a graph showing secular changes in input and output voltages  $V_{IN}$  and  $V_{OUT}$  of a CMOS inverter;

Fig. 1B is a graph showing an example of a transient response of a power supply current  $I_{DD}$  to the secular changes in the input voltage in Fig. 1A;

Fig. 1C is a diagram depicting the CMOS inverter and its power supply current that flows at the time of a rising transition of the inverter output;

Fig. 1D is a diagram depicting the CMOS inverter and its power supply current that flows at the time of a falling transition of the inverter output;

Fig. 2A is a graph showing transfer characteristics of input and output voltages  $V_{IN}$  and  $V_{OUT}$  and a power supply current  $I_s$  in a typical example of the transient response of a CMOS logic gate;

Fig. 2B is a diagram depicting an approximate waveform of the transient current in Fig. 2A;

Fig. 3A is a circuit diagram depicting an example of a CMIS IC;

Fig. 3B is a graph showing variations in the input voltage to and the output voltage from the IC depicted in Fig. 3A;

Fig. 3C is a graph depicting a transient power supply current response  $I_{DDT}$  observed when the input voltage of Fig. 3B is applied to the circuit of Fig. 3A;

Fig. 4A is a diagram schematically showing the basic principle of a delay fault testing method for a semiconductor IC provided with input and output latches;

Fig. 4B is a diagram depicting a delay of the output voltage  $V_{OUT}$  behind the input voltage  $V_{IN}$  in the testing shown in Fig. 4A;

Fig. 4C is a graph depicting an operation clock for the testing of Fig. 4A in association with Fig. 4B;

Fig. 5A is a diagram showing a open in a signal line which causes a logic fault, and input and output voltages at that time;;

Fig. 5B is a diagram showing a open in a signal line which causes a delay fault, and input and output voltages at that time;

5 Fig. 6A is a graph depicting changes in input and output voltages with time in the cases where no delay fault is present and where a delay fault is present;

10 Fig. 6B is a graph depicting, in association with Fig. 6A, the transient power supply current for explaining the principle of a transient power supply current testing method;

Fig. 7 is explanatory of the principle of another transient power supply current testing method, Fig. 7A being a graph showing changes in input and output voltages with time in the cases where no delay fault is present and where a delay fault is present and Fig. 7B a graph depicting the transient  
15 power supply current corresponding thereto and its measuring points;

Fig. 8 is a graph showing changes in the integral of the transient power supply current with the input transition time of the CMOS inverter;

Fig. 9A is a circuit diagram depicting a model of a small open fault present in an input signal line of the CMOS inverter;

20 Fig. 9B is a graph schematically depicting the signal transition time in the absence of the small open fault;

Fig. 9C is a graph schematically depicting the signal transition time in the presence of the small open fault;

Fig. 10 is a graph showing variations in an integral  $Q_{DDT}$  of the  
25 transient power supply current of a CMOS IC with respect to the resistance value  $R_{open}$  of the small open fault present in the CMOS IC;

Fig. 11 is a histogram showing the distribution of integrals of the

transient power supply current of the CMOS IC with respect to variations in CMOS manufacturing process;

Fig. 12 is a graph showing variations in the delay time  $t_{pd}$  of a path under test of the CMOS IC with respect to the resistance value  $R_{open}$  of the small open fault present in the path;

Fig. 13 is a graph depicting the linearity between the integral  $Q_{DDT}$  of the transient power supply current of the CMOS IC and the delay time  $t_{pd}$  of the path under test with the presence of the small open fault assumed to line in the path:

Fig. 14 is a circuit diagram depicting an example of the CMOS IC under test;

Fig. 15 is a table showing, by way of example, the results of a fault simulation on the CMOS IC of Fig. 14;

Fig. 16 is a circuit diagram depicting another example of the CMOS IC under test;

Fig. 17 is a table showing, by way of example, the results of a different fault simulation on the CMOS IC of Fig. 16;

Fig. 18 is block diagram illustrating the configuration of an embodiment of the fault simulator according to the present invention;

Fig. 19 is a flowchart depicting the procedure of the fault simulation method according to the present invention;

Fig. 20 is a flowchart showing the procedure of a fault list making step 206 in fig. 19;

Fig. 21 is a flowchart showing the procedure of a fault list making step 206 in the case of making the list for each logic gate;

Fig. 22 is a flowchart showing the procedure of a fault list making step 206 in the case of making the list for each signal line;

Fig. 23 is a flowchart showing the procedure of a fault list making step 206 in the case of making the list for each signal propagation path;

Fig. 24 is a table showing an example of the fault list of the circuit of Fig. 14 made for each signal propagation path;

5 Fig. 25 is a table showing an example of the fault list of the circuit of Fig. 16 made for each signal propagation path;

Fig. 26 is a flowchart depicting another procedure of the fault simulation method according to the present invention;

10 Fig. 27 is a block diagram illustrating the configuration of another embodiment of the fault simulator according to the present invention; and

Fig. 28 is a flowchart depicting the procedure of another embodiment of the fault simulation method according to the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

15 Now, a description will be given of embodiments of the present invention.

Fig. 18 illustrates in block form an example of the construction of a fault simulator for use in an embodiment of the present invention. The fault simulator, denoted generally by 100, comprises: test pattern generating means 20 101 which generates test patterns one after another for input to a semiconductor IC under test; a logic simulator 102 which performs logic simulations of the operation of the IC under test by sequentially applying thereto the test patterns from the test pattern generating means 101, then calculates logic signal value sequences occurring in signal lines of the IC 25 under test, and stores them in a memory 102M in correspondence with the respective test pattern sequences; and a fault list generating means 103 which generates list of faults detectable by a transient power supply current testing



for each test pattern sequence through the use of the logic signal value sequence for each signal line calculated by the logic simulator 102, and stores the fault list in a fault list storage 103M. The test pattern generating means 101, the logic simulator 102 and the fault list generating means 103 may be  
5 formed by either hardware or software.

For example, when the semiconductor IC under test has three input terminals, the test pattern generating means 101 is formed by three pseudo random pattern sequence generators, which are initialized to different values and driven in synchronization using the same clock to thereby generate  
10 random pattern sequences. The outputs from the three pseudo random pattern sequence generators are used as test patterns for each clock. Alternatively, a three-bit counter is used to count clocks, and for each clock the count value expressed by three bits is taken out as a test pattern. It will easily be understood that these schemes can be implemented by software. It  
15 is also possible to prestore required test patterns and read them out one after another. At any rate, for example, the number of shift stages of a pseudo random generator is selected or a sufficient number of test patterns is prestored in a memory so that various test patterns can be generated which provide sufficient data necessary for detecting, as detectable spots, delay  
20 faults in any logic gates or open faults in any signal lines in the semiconductor IC under test.

With the logic simulator 102 by software, operations in respective logic gates of the semiconductor IC under test are sequentially conducted by software for each test pattern input thereto, and the operation results (logic  
25 signal values) for each test patterns are stored in correspondence with the signal lines where the operation results are provided. In this way, the logic signal value sequence in each signal line can easily be obtained. In the case

of the logic simulator 102 by hardware, circuit information about the semiconductor IC is input to, for instance, a field programmable gate array (FPGA) to form a semiconductor IC under test, and upon input thereto of each test pattern, the logic signal value in each signal line is detected and stored in  
5 correspondence with the signal line. Accordingly, the logic simulator 102 is provided with the memory 102M for storing the logic signal values that are produced in respective signal lines for each test pattern. The logic simulator 102 may be such a general-purpose logic simulator as VHDL system simulator (VSS) by Synopsys. Inc. The fault list generating means 103 will  
10 be described later on.

Next, a description will be given of the operations of the fault simulator 100 involved in a fault simulation of a semiconductor IC. Fig. 19 depicts the procedure of the fault simulation method according to the present invention. The simulation starts from step 201 in which the test pattern  
15 generating means 101 sets the initial value for test patterns of a series of test pattern sequences for the fault list intended to make, that is, generates a test pattern of the initial value. Then, in step 202, the logic simulator 102 receives the test pattern set in step 201. In step 203 the logic simulator 102 uses the test pattern to perform a logic simulation of the operation of the  
20 semiconductor IC under test, then calculates logic signal values in signal lines in the IC under test, and stores in the memory 102M the logic signal value for each signal line in correspondence with the test pattern. Next, in step 204 the fault simulator 100 makes a check to see if there is any test pattern left unattended in the test pattern sequence concerned. If so, the fault simulator  
25 100 sets (generates) the next test pattern (for example, advances the operation of a pseudo random pattern generator by one clock), and repeats steps 202 and 203. When there is not found any unattended test pattern left in the series of

test pattern sequences (for example, when the pseudo random pattern generator has completed one round of random pattern generation) in step 204, the fault simulator 100 goes to step 206.

Finally, in step 206 the fault list generating means 103 generates a list of faults detectable by the test pattern sequences, based on the logic signal value sequences produced in respective signal lines of the IC in the above steps and stored in the memory 102M. When the test pattern sequences are each composed of two test patterns as in the afore-mentioned example, two arbitrary test patterns generated by the test pattern generating means 102 are taken out and given a test pattern sequence identification number, and the signal lines in which logic signal values change in response to the application of the test patterns are associated, as fault-detectable spots, with the test pattern sequence identification number to make the list of faults. The generation of the fault list will be described in more detail later on. The time series of the logic signal values calculated by the logic simulator 102 for respective test patterns in steps 202, 203 and 204 correspond to the time series of the test patterns in the test pattern sequence.

Fig. 20 is a flowchart depicting an example of the procedure for generating the fault list in step 206 in Fig. 19. The procedure begins with step 301 in which to select and initially set one of points that become possibly faulty in the semiconductor IC under test. This is followed by step 302 in which a check is made to determine whether the logic signal value sequence calculated by the logic simulator 102 satisfies the condition for fault detection by the transient power supply current testing when the above set point becomes faulty. If the fault detecting condition is met, the set point is registered in the fault list in step 303. If it is found in step 302 that the fault detecting condition is not satisfied, the procedure proceeds to step 304. In

step 304 a check is made to see if there is present in the IC under test any other unattended points that become possibly faulty; if so, the point that becomes possibly faulty next is set in step 305, and then the procedure goes to step 302. In this way, steps 302, 303, 304 and 305 are repeated until all of the points that become possibly faulty in the IC under test are dealt with; that is, no unattended points are found in step 304, then the procedure ends.

Fig. 21 is flowchart depicting an example of the procedure for generating a list of faults in logic gates in step 206 in Fig. 19. The procedure begins with step 401 in which to select and initially set one of logic gates that become possibly faulty. Next, in step 402, a check is made to determine whether a change or changeover has been made in the logic signal value sequence in the output signal line of the set logic gate, calculated by the logic simulator 102, based on the logic signal values in the output signal line of each logic gate stored for each test pattern sequence in the memory 102M in which there are stored the results of the simulation in step 203 in Fig. 19. If the logic signal value sequence in the output signal line of the above faulty logic gate has changed, then the set logic gate and the corresponding test pattern are registered in the fault list in step 403. For example, if the logic gate G1 is set in the circuit of Fig. 14, the logic signal value sequence in the output signal line (node) N1 of the logic gate G1, that is, the first logic signal value sequence "1, 1, 0, 0, ..." in third column of the Fig. 15 table, is searched for test pattern sequences T9, T10, T11 and T12 that become R or F, and these test pattern sequences are registered for G1 in the fault list, or G1 is registered for each of those test pattern sequences T9 to T12; that is, these relationships are stored in the storage 103M to make the fault list. In this instance, faults detectable when the logic signal in the output signal line of the faulty logic gate takes a value R (a rising transition) and a value F (a falling transition),

respectively, can also be registered as different faults. For instance, when the logic gate G1 is set, the fault detectable when the logic signal in its output signal line takes the value R and the fault detectable when the logic signal in its output signal line takes the value F are registered as G1R and G1F in the fault list, respectively. In the above example, since the logic signal in the output node N1 of the logic gate G1 takes the value F for any of the test patterns sequences T9, T10, T11 and T12, these test pattern sequences are registered for the fault G1F in the fault list, or G1F is registered for each of those test patterns.

10 If it is found in step 402 that the logic signal value sequence has not changed in the output signal line of the set logic gate, the procedure goes to step 404. In step 404 a check is made to determine whether there is still present an unattended logic gate in the semiconductor IC under test, and if such a logic gate is found, then the procedure goes to step 405 in which to set the logic gate where the next fault possibly occurs, followed by a return to step 402. In this way, steps 402, 403, 404 and 405 are repeated until the logic gates in which faults possibly develop are all attended to or dealt with, and if no unattended logic gate is found in sep 404, then the procedure ends.

20 If a change is found in the logic signal value sequence in the output signal line of the set logic gate, the transient power supply current of the semiconductor IC under test is measured at the time of inputting the test pattern sequence that causes the change in the logic signal value sequence. It can be decided whether the set logic gate is under the delay fault condition from the instantaneous value of the transient power supply current after a predetermined elapsed time, or the pulse width or integral of the transient power supply current as described previously. That is, in the generation of the fault list for each logic gate, to make a check to see if the logic signal

value sequence has changed in the output signal line of the set logic gate is equivalent to making a check to determine whether the condition for fault detection by the transient power supply current testing is satisfied.

Fig. 22 is a flowchart showing an example of the procedure for  
5 generating a list of faults in each signal line in step 206 in Fig. 19. The procedure begins with step 501 in which to select and initially set one of signal lines in which a fault possibly develops. Next, in step 502 a check is made to determine whether a change has been made in the logic signal value sequence in the set signal line calculated by the logic simulator 102 in step  
10 203 in Fig. 19, based on the logic signal value sequence in the set signal line stored for each test pattern sequence in the memory 102M wherein there are stored the results of the logic simulation performed in step 203 in Fig. 19. If it is found that the logic signal value sequence has changed in the set signal line, then the procedure proceeds to step 503. For example, in the case  
15 where the signal line L2 is set in the circuit of Fig. 16, the logic signal value sequence in that signal line is the second sequence of logic signal values "0, 1, 0, 1, ..." in the third column in the Fig. 17 table, and this logic signal value sequence is checked for R or F. In this instance, since R is found in the logic signal value sequence in association with the test pattern sequences T5, T6,  
20 T7 and T8, that is, since the logic signal value sequence has been changed by these test pattern sequences, the procedure goes to step 503. If no change is found in the logic signal value sequence in the set signal line, the procedure goes to step 505. Next, in step 503, based on the results of calculations by the logic simulator 102 (the stored contents of the memory 102M), a check is  
25 made to see if the logic signal value sequence in the output signal line of the logic gate with the set signal line connected to its input the has been changed by the test pattern sequence having caused that change in the logic signal

value sequence in step 502. If it is found that the logic signal value sequence has changed, the set signal line is registered in the fault list in step 504. That is, in the above example, although the pattern sequences T5 to T8 change the logic signal value sequence in the set input signal line L2, it is the pattern sequences T6 and T8, as indicated by F in the Fig. 17 table, that changes the logic signal value sequence in the output signal line L7 of the logic gate G2 having one of its inputs connected to the set signal line L2; accordingly, the test pattern sequences T6 and T8 are registered for the set signal line L2.

Alternatively, the signal line L2 is registered for T6 and T8 in the fault list.

- That is, the logic signal value sequence in the signal line L2 is changed by the test pattern sequences T5 to T8, but the logic gate G2 responds only to the test pattern sequences T6 and T8 to perform switching, and since no fault cannot be detected by the transient power supply current testing without switching of the logic gate G2, the test pattern sequences T6 and T8 are registered for the signal line L2. If it is found in step 503 that the logic signal value sequence in the output signal line of the logic gate having connected to its input the set signal line has not been changed by the test pattern sequence found in step 502 to have changed the logic signal value sequence in the set input line, the procedure goes to step 505. In step 505 a check is made to see if there is any other signal lines left unchecked in the semiconductor IC under test, and if so, the signal line in which the next fault possibly occur is set in step 506, followed by a return to step 502. In this way, steps 502, 503, 504, 505 and 506 are repeated until all the signal lines in which faults possibly occur are checked in the IC under test. If no signal line is found left unchecked in step 505, the procedure ends.

In the event that an open in the set signal line causes a delay fault in the logic gate having its input connected to the set signal line, it is necessary,

for detecting the fault by the transient power supply current testing, that a change in the logic signal value sequence in the set signal line cause a change in the logic signal value sequence in the logic gate connected thereto. Hence, as described previously in respect of the generation of the fault list based on the set signal line, to make a check to determine whether the changeover of the logic signal value sequence in the set signal line causes the changeover of the logic signal value sequence in the output signal line of the logic gate having its input connected to the set signal line is to make a check to see if the fault detecting condition by the transient power supply current testing is satisfied.

Turning next to Fig. 23, a description will be given of an example of the procedure for generating a list of faults in each signal propagation path. The procedure begins with step 801 in which to select and initially set one of signal propagation paths in which a fault possibly develops. Next, in step 802 it is checked, for each test pattern sequence, whether the logic signal value sequence at every point of the set signal propagation path has changed, based on stored contents of the memory 102M wherein there are stored the results of the logic simulation performed in step 203 in Fig. 19. When the logic signal sequence has changed at every point on the set signal propagation path, the corresponding test pattern sequence and the set signal propagation path are registered in the fault list in step 803. For example, in the logic simulation for each logic gate in the semiconductor IC depicted in Fig. 14, the logic signal values at each input terminal, each internal node and each output terminal changes in response to the input of each test pattern sequence as shown in Fig. 15. For instance, in the case where the set signal propagation path in which a fault possibly occur is <I1, N1, N3, O1>, the Fig. 15 table shows that I1, N1, N3 and O1 are R, F, R and F, respectively, for the test



pattern sequence T9; that is, the logic signal values change at every point on this signal propagation path. Further, in the cases of the test pattern sequences T10 and T11, too, I1, N1, N3 and O1 are R, F, R and F, respectively; that is, the logic signal values change at every point on this path.

- 5 Accordingly, the test pattern sequences T9, T10 and T11 are registered for the signal propagation path <I1, N1, N3, O1>; alternatively, the path <I1, N1, N3, O1> is registered for each of the test pattern sequences T9, T10 and T11.

- Similarly, in the logic simulation for each internal signal line in the semiconductor IC depicted in Fig. 16, the logic signal values at each input terminal, each internal signal line and each output terminal change in response to the input of each test pattern sequence as depicted in the fig. 17 table. For example, in the case where the set signal propagation path in which a fault possibly occurs is <I3, L3, L5, L12, O2>, the Fig. 17 table shows that I3, L3, L5, L12 and O2 are R, R, R, F and F, respectively for the test pattern sequence
- 10 T1; that is, the logic signal values change at every point on this signal propagation path. Further, for the test pattern sequence T2, too, I3, L3, L5, L12 and O2 are R, R, R, F and F, respectively; that is, the logic signal values change at every point on this path. Accordingly, the test pattern sequences T1 and T2 are registered in the fault list for the signal propagation path <I3,
- 15 L3, L5, L12, O2>; alternatively, the path <I3, L3, L5, L12, O2> is registered for each of the test patterns T1 and T2. The signal propagation paths that are registered in the fault list are not limited specifically to the paths from the input to the output terminal of the IC under test but may also be the signal propagation paths that do not reach the output terminal, such as <I1, N1> in
- 20 the semiconductor IC of Fig. 14 and <I1, L1, L6> in the IC of Fig. 14.
- 25

In the case where it is found, in step 802, that there is no test pattern sequence that causes the logic signal value sequence to change at every point

on the path concerned or after the registration in the fault list in step 803, it is checked in step 804 whether there still remains a signal propagation path left unchecked in the semiconductor IC under test. If an unchecked signal propagation path is found, the procedure goes to step 805 of setting a signal propagation path that become possibly faulty, followed by a return to step 803. In this way, steps 802, 803, 804 and 805 are repeated as long as there remains such an unchecked signal propagation path that becomes possibly faulty. Upon completion of checking all the signal propagation paths that become possibly faulty, the fault list generating procedure ends. Fig. 24 is a table showing a fault list on the signal propagation paths obtained by logic simulations done as to whether the logic gates perform switching in the internal signal lines of the semiconductor IC of Fig. 14. Fig. 25 is a table showing a fault list on the signal propagation paths obtained by logic simulations done as to whether the logic signal value sequences change in the internal signal lines of the semiconductor IC of Fig. 16. As will be understood from Figs. 15, 17, 24 and 25, the memories 102M and 103M may be formed by one memory.

While in the above the fault list is generated after performing logic simulations using all the test pattern sequences, it is also possible to register the result of the logic simulation in the fault list upon completion of the simulation with each test pattern sequence, as required, so that the generation of the fault list ends when the logic simulations using all the test patterns are completed. An example of such a procedure is depicted in Fig. 26. For instance, when the semiconductor IC under test has three input terminals, three pseudo random pattern generators with different initial values are operated on the same clock to generate three random patterns, which are each input to a one-clock delay register. The test pattern sequences are each

generated by taking out, as test patterns, the outputs from the three delay registers, then taking out, as test patterns, the outputs from the three random pattern generators, and combining the taken-out outputs.

In step 901, one of the test pattern sequences for which the fault list is  
5 desired to make is generated, for example, by combining the outputs from the delay registers and the pseudo random pattern generators as described above. Next, in step 902 one test pattern of the thus generated test pattern sequence is taken out in orderly sequence, and in step 903 a logic simulation of the operation of the semiconductor IC under test, using the taken-out test pattern,  
10 and logic signal values occurring in signal lines of the IC and stored in the memory 102M for each signal line in correspondence with the test pattern used. In step 904 it is checked whether there still remains in the test pattern sequence a test pattern left unused or unattended, and if so, the procedure goes to step 905, in which the next test pattern is set (generated), for example,  
15 by setting the outputs from the pseudo random pattern generators, and then steps 902 and 903 are repeated.

When no unattended test pattern is found in step 904, the registration in the fault list takes place based on the results of the logic simulation using the test pattern sequence concerned. This process will be described later on.

20 Then, the procedure goes to step 907, in which it is checked whether there still remains a test pattern sequence left ungenerated, and if so, the procedure goes to step 901, in which the next test pattern sequence is generated; for example, the operation of the pseudo random pattern generators is advanced by one clock. For the newly generated test pattern sequence, steps 902 to  
25 906 are performed again. When no ungenerated test pattern sequence is found in step 907, for example, when the pseudo random pattern generators have finished one round of generating the test pattern sequences, the

procedure ends.

Now, a description will be given, with reference to Fig. 21, of the procedure for registration in the fault list in step 906 in Fig. 26. In step 401 one of logic gates that become possibly faulty in the semiconductor IC under test is initially set. Next, in step 402 it is checked from the stored contents 102M whether the logic signal value sequence in the output signal line of the set logic gate, calculated by the logic simulator 102 for the test pattern sequence generated in step 901 in Fig. 26, has been changed. If the logic signal value sequence has been changed in the output signal line of the set logic gate, the procedure goes to step 404, in which the logic gate and the test pattern sequence concerned are registered in the fault list. Consider, for example, the case where the circuit of Fig. 14 is under test and the test pattern sequence generated in step 901 in Fig. 26 is T9 in the Fig. 15 table. In this instance, when the logic gate G1 in the circuit of Fig. 14 is set in step 401 in Fig. 21, the logic signal value sequence in the output node N1 of the logic gate G1 is indicated by F in association with the test pattern sequence T9 in the third column of the Fig. 15 table; that is, the logic signal value sequence is indicated to have been changed by the test pattern sequence T9. Hence, G1 is registered for T9 in the fault list; alternatively, T9 is registered for G1.

The fault that is detectable when the signal value in the output node of the faulty logic gate is R (a rising transition) and the fault that is detectable when the signal value in the output node is F (a falling transition) can also be registered as different faults. For instance, when the logic gate G1 is set, the two detectable faults mentioned above are registered as G1R and G1F in the fault list. In the above example, since the signal value in the output node N1 of the logic gate has the signal value F for the test pattern sequence T9, T9 is registered for G1F in the fault list, or G1F is registered for the test pattern

sequence T9. If the logic signal value sequence in the output node of the set logic gate has not changed, then the procedure goes to step 404. In step 404 a check is made to see if there still remains a logic gate left unchecked, and if so, the next logic gate that becomes possibly faulty is set in step 405, followed by a return to step 402. In this way, steps 402, 403, 404 and 405 are repeated until logic gates that become possibly faulty are all checked or attended to, and when no such an unchecked or unattended logic gate is found, the procedure ends. As described above, upon generation of each test pattern sequence, processing is performed as to whether to register the test pattern sequence and the set logic gate in the fault list.

Referring next to Fig. 22, a description will be given of the procedure for generating the fault list for each signal line in step 906 in Fig. 26. In step 501, one of the signal lines that become possibly faulty in the semiconductor IC under test is initialized. Next, in step 502 it is checked from the stored contents of the memory 102M whether the logic signal sequence in the set signal line, calculated by the logic simulator for the test pattern sequence generated in step 901 in Fig. 26, has been changed. If the logic signal value sequence has been changed in the set signal line, the procedure goes to step 503, whereas when the logic signal value sequence has not been changed, the procedure goes to step 505. Next, in step 503 it is checked whether the logic signal value sequence in the output signal line of the logic gate having its input connected to the set signal line, calculated by the logic simulator for the test pattern sequence generated in step 901 in Fig. 26, has been changed. If the logic signal value sequence in the output signal line of the logic gate has been changed, the set signal line is registered in the fault list in step 504, and the procedure goes to step 505. For example, in the case where the test pattern T1 in Fig. 17 is generated in step 901 in Fig. 26 and the signal line L3

in the semiconductor IC of Fig. 16 is set in step 501 in Fig. 22, the logic signal value sequences in the signal line L3 and in the output signal line L12 of the logic gate G5 having its input connected to the signal line L3 have changed, and consequently, the test pattern T1 is registered for the set signal line L3 in the fault list, or L3 is registered for T1. If the logic signal value sequence in the logic gate having its input connected to the set signal line has not been changed by the test pattern sequence generated at that time, the procedure goes to step 505. In step 505 a check is made to determine whether there is any other unchecked signal line that becomes possibly faulty. If such a signal line is found, the next signal line that becomes possibly faulty is set in step 506, followed by a return to step 502. In this way, steps 502, 503, 504, 505 and 506 are repeated until all the signal lines that become possibly faulty in the semiconductor IC under test are checked. When no such an unchecked signal line is found, the procedure ends. The processing described above is performed upon each generation of the test pattern in step 901.

Referring to Fig. 23, a description will be given of an example of the procedure for generating a fault list for each signal propagation path in step 906 in Fig. 26. In step 801 one of the signal propagation paths that become possibly faulty in the semiconductor IC under test is initially set. Next, in step 802 it is checked whether the logic signal value sequence at every point in the set signal propagation path, calculated by the logic simulator 102 for the test pattern sequence generated in step 901 in Fig. 26, has been changed. If so, the procedure goes to step 803, then the set signal propagation path is registered in the fault list, and the procedure goes to step 804. For example, in the case where the test pattern T9 in Fig. 15 is generated in step 901 in Fig. 26 and the signal propagation path <I1, N1, N3, O1> in the semiconductor IC

of Fig. 14 is set in step 801 in Fig. 23, the logic signal value sequence changes at every point in the set signal propagation path, and consequently, the test pattern sequence T9 is registered for the set signal propagation path <I1, N1, N3, O1> in the fault list, or <I1, N1, N3, O1> is registered for T9. The

5 signal propagation paths that are registered in the fault list are not limited specifically to the paths from the input to the output terminal of the IC under test, but signal propagation paths that do not extend to the output terminal from the input terminal, such as <I1, N1> in the semiconductor IC of Fig. 16 and <I1, L1, L6> in Fig. 16 may also be registered. If no logic signal value  
10 sequence has been changed at any point in the set signal propagation path, the procedure goes to step 804. In step 804 a check is made to see if there is still left unchecked a signal propagation path that become possibly faulty, and if so, the next signal propagation path that becomes possibly faulty is set in step 805, followed by a return to step 802. In this way, steps 802, 803, 804 and  
15 805 are repeated until all the signal propagation paths that become possibly faulty in the semiconductor IC under test are checked. When no such an unchecked signal propagation path is found, the procedure ends. The processing described above is performed upon each generation of the test pattern in step 901.

20 Fig. 27 illustrates in block form another embodiment of the fault simulator according to the present invention. The fault simulator, indicated generally by 600, comprises test pattern sequence generating means 601, fault inserting means 602, a circuit simulator 603 and fault list generating means 604. The test pattern sequence generating means 601 generates a test pattern  
25 sequence that is composed of two or more test patterns for input to the semiconductor IC under test. The fault inserting means 602 inserts an assumed fault into the semiconductor IC under test. The circuit simulator

603 applies the test pattern sequence, generated by the test pattern sequence generating means, to the IC under test with the assumed fault inserted therein by the fault inserting means 602 and performs a circuit simulation, thereby calculating the transient power supply current of the IC under test. The fault list generating means 604 compares the transient power supply current, calculated by the circuit simulator 603, with a transient power supply current of a normal circuit, then generates a fault list by deciding whether the fault is detectable by the transient power supply current using the test pattern sequence, and stores the fault list in the memory 604M. The test pattern sequence generating means 601, the fault inserting means 602, the circuit simulator 603 and the fault list generating means can be formed by either hardware or software. There has been proposed a software configuration of the circuit simulator. According to the conventional scheme, connection information about the semiconductor IC for each transistor, for example, in the case of the circuit of Fig. 3A, connection information about how each transistor is connected is input to the circuit simulator, by which the semiconductor IC under test is constructed on software, then a model file of the characteristic of each transistor is read out according to set conditions and the transient power supply current responding to an input pattern is calculated by simulation. An open fault can be inserted by only inserting a high-resistance element in the point where the fault is assumed to lie, and a delay fault can be inserted by only inserting a delay element in the point where the fault is assumed to lie. The circuit simulator 603 may be a general-purpose circuit simulator, for example, Star-HSPICE by Avant! Corporation.

Next, a description will be given, with reference to Fig. 28, of a fault simulation of a semiconductor IC by the fault simulator 600 depicted in Fig. 27. Fig. 28 is a flowchart showing the procedure of another embodiment of



the fault simulation method according to the present invention. In the first place, the test pattern sequence generating means 601 generates in step 701 a test pattern sequence for which a fault list is desired to make. Next, in step 702 the fault inserting means 602 assumed one of faults that possibly occur in the semiconductor IC under test, and inserts the assumed fault into the IC. Then, in step 703 the circuit simulator 603 performs circuit simulations of the operation of the faulty circuit with the fault inserted therein in step 702 and a normal, fault-free circuit in the case of applying thereto the test pattern sequence generated in step 701, and calculates the transient power supply currents of the both circuits.

In step 704, the fault list generating means 604 compares the transient power supply currents of the faulty and normal circuits calculated by the circuit simulator 603, thereby making a check to determine where an abnormality developed in the transient power supply current of the faulty circuit. If an abnormality is found, then in step 705 the fault and the test pattern sequence corresponding thereto are registered in the fault list, that is, stored in the memory 604M, and the procedure goes to step 706. If no abnormality is found in step 704, the procedure goes to step 706. Finally, in step 706 it is checked whether there still remain in the IC under test possible fault left unattended. If such faults are found, steps 702, 703, 704 and 705 are repeated until all the faults that possibly occur in the IC under test are dealt with. When such faults are not found in step 706, it is checked in step 707 whether any pattern sequences are left ungenerated. If so, the procedure returns to step 701, and the same processing as mentioned above is performed again. If no ungenerated test pattern sequence is found, the procedure ends. The comparison of the transient power supply current of the faulty circuit with the transient power supply current of the normal circuit in step 704 may

be made in their waveforms as well as in their instantaneous values, pulse widths or integrals after a predetermined elapsed time as referred to previously.

## 5 EFFECT OF THE INVENTION

10 The fault simulation method and the fault simulator according to the present invention are not limited specifically to the delay and open faults but are also applicable to a logic fault (a stack fault), short fault and a parameter abnormality fault of a MOS transistor by appropriately changing the fault detecting condition by the transient power supply current testing or a fault model. Further, the present invention is applicable to the cases where transient power supply currents of not only MOS transistor ICs but also all kinds of semiconductor ICs become abnormal due to faults. While in the above the test pattern sequence has been described to be composed of two test  
15 patterns, three or more test patterns can also be used.

According to the fault simulation method according to the present invention, it is possible, with the use of the transient power supply current testing scheme of high observability and having switching information about logic gates, to generate a list of faults detectable by the transient power supply  
20 current testing for the delay fault or open fault leading to the delay fault for which no fault list could have been generated in the past. Hence, the method according to the present invention significantly improves the efficiency of testing the delay fault and open faults.

It will be apparent that many modifications and variations may be  
25 effected without departing from the scope of the novel concepts of the present invention.

WHAT IS CLAIMED IS:

1. A fault simulation method for a semiconductor IC, said method comprising the steps of:

generating a test pattern sequence composed of two or more test patterns for input to said semiconductor IC;

performing a logic simulation of the operation of said semiconductor IC in the case of applying thereto each of said two or more test patterns of said test pattern sequence, and calculating a logic signal value sequence in each signal line in said semiconductor IC; and

generating a list of faults, which are detectable by a transient power supply current testing using said test pattern sequence, through the use of said logic signal value sequence in said each signal line calculated by said logic simulation.

2. The method of claim 1, wherein said fault list generating step is a step of generating said fault list for each logic gate in said semiconductor IC.

3. The method of claim 2, wherein said fault list generating step is a step of checking, for said each logic gate, whether a logic signal value sequence in an output signal line of said each logic gate has been changed, and if so, generating said fault list in which an identifier of a test pattern sequence having changed said logic signal value sequence and said logic gate are registered in correspondence with each other.

4. The method of claim 1, wherein said fault list generating step is a step of generating said fault list for said each signal line.

5. The method of claim 4, wherein said fault list generating step comprising the steps of:

checking, for said each signal line, whether said logic signal value

sequence in said each signal line has been changed;

if so, checking whether a logic signal value sequence in an output signal line of a logic gate having its input connected to said signal line, in which said logic signal value sequence has been changed, is changed by a test pattern sequence having changed said logic signal value sequence in said signal line, and if so, generating said fault list in which said signal line and an identifier of said test pattern sequence having changed said logic signal value sequence in said signal line are registered in correspondence with each other.

6. The method of claim 1, wherein said fault list generating step is a step of generating said fault list for each signal propagation path in said semiconductor IC.

7. The method of claim 6, wherein said fault list generating step is a step of checking, for said each signal propagation path, whether logic signal value sequences at respective points in said each signal propagation path have all been changed, and if so, generating said fault list in which an identifier of a test pattern sequence having changed said logic signal value sequences and said each signal propagation path are registered in correspondence with each other.

8. The method of claim 1, further comprising the step of calculating said logic signal value sequence for every test pattern sequence prior to said fault list generating step.

9. The method of claim 1, further comprising the step of calculating said logic signal value sequence and generating said fault list upon generation of each test pattern sequence.

10. A fault simulator for a semiconductor IC, comprising:

test pattern generating means for generating a test pattern sequence composed of two or more test patterns for input to said semiconductor IC;

a logic simulator supplied with said test pattern sequence, for performing a logic simulation of the operation of said semiconductor IC in the case of applying thereto each of said two or more test patterns, and for calculating and outputting a logic signal value sequence in each signal line in said semiconductor IC;

a memory for storing said calculated logic signal value sequence generated in said each signal line for each test pattern sequence; and

fault list generating means supplied with said logic signal value sequence of said each signal line stored in said memory, for generating a list of faults detectable by a transient power supply current testing using said test pattern sequence.

11. A fault simulation method for a semiconductor IC, said method comprising the steps of:

inserting an assumed fault in said semiconductor IC;

generating a test pattern sequence composed of two or more test patterns for input to said semiconductor IC;

applying said test pattern to said semiconductor IC with said assumed fault inserted therein and performing a circuit simulation of the operation of said semiconductor IC to thereby calculate a transient power supply current of said semiconductor IC;

comparing said calculated transient power supply current with the transient power supply current of a normal circuit and deciding whether said assumed fault is detectable by a transient power supply current testing using said test pattern sequence; and

generating a fault list in which said detectable fault and an identifier of said test pattern sequence are registered.

12. A fault simulator for a semiconductor IC comprising:

test pattern generating means for generating a test pattern sequence composed of two or more test patterns for input to said semiconductor IC;

fault inserting means for inserting an assumed fault into said semiconductor IC;

a circuit simulator for applying said test pattern to said semiconductor IC with said assumed fault inserted therein and performing a circuit simulation of the operation of said semiconductor IC to thereby calculate a transient power supply current of said semiconductor IC; and

fault list generating means for comparing said calculated transient power supply current with the transient power supply current of a normal circuit, for deciding whether said assumed fault is detectable by a transient power supply current testing using said test pattern sequence, and for registering said detectable fault and an identifier of said test pattern sequence in a fault list.

## ABSTRACT OF THE DISCLOSURE

A test pattern sequence is generated (101), then a logic simulation of the operation of an IC under test in the case of applying each test pattern of the test pattern sequence, and a logic signal value sequence occurring in each signal line of the IC under test (102). The logic signal value sequence in each signal line is used to register in a fault list parts (a logic gate, signal line or signal propagation path) in which a fault (a delay fault or an open fault) detectable by a transient power supply current testing using the test pattern sequence is likely to occur (103).

FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D






FIG. 2 A





FIG. 2 B






[illegible][illegible][illegible]

FIG. 4 A




FIG. 4 B





FIG. 4 C






FIG. 7 A





FIG. 7 B



$$\text{FAULT ABSENT : } i_{DDT}(T' + \tau_0) \leq I'$$

$$\text{FAULT PRESENT : } i_{DDT}(T' + \tau_0) > I'$$

FIG. 8




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 10




FIG. 11




FIG. 12




FIG. 13





FIG. 14





[illegible]

FIG. 16






FIG. 18





FIG. 19



Variable	Mean	SD	Min	Max
Age	34.5	10.2	21	55
Gender	0.45	0.50	0	1
Marital status	0.60	0.49	0	1
Education	12.5	1.5	9	16
Income	15.2	8.5	5	35
Health status	0.75	0.43	0	1
Smoking status	0.30	0.46	0	1
Alcohol consumption	0.20	0.40	0	1
Exercise frequency	0.15	0.35	0	1
Stress level	0.65	0.48	0	1
Sleep quality	0.70	0.45	0	1
Work satisfaction	0.55	0.50	0	1
Life satisfaction	0.60	0.49	0	1
Depression score	0.35	0.48	0	1
Anxiety score	0.30	0.45	0	1
Quality of life	0.65	0.47	0	1
Healthcare utilization	0.40	0.50	0	1
Health insurance status	0.85	0.35	0	1
Chronic disease status	0.25	0.43	0	1
Family size	2.5	1.2	1	5
Home ownership	0.70	0.46	0	1
Vehicle ownership	0.60	0.49	0	1
Internet usage	0.80	0.40	0	1
Smartphone usage	0.90	0.30	0	1
Travel frequency	0.10	0.30	0	1
Volunteering	0.05	0.20	0	1
Religious participation	0.15	0.35	0	1
Political participation	0.10	0.30	0	1
Community involvement	0.20	0.40	0	1
Environmental awareness	0.30	0.45	0	1
Social media usage	0.75	0.43	0	1
Online shopping	0.60	0.49	0	1
Online banking	0.50	0.50	0	1
Online news consumption	0.85	0.35	0	1
Online entertainment	0.90	0.30	0	1
Online education	0.40	0.50	0	1
Online healthcare	0.30	0.45	0	1
Online government services	0.20	0.40	0	1
Online social networking	0.80	0.40	0	1
Online dating	0.10	0.30	0	1
Online job searching	0.20	0.40	0	1
Online business	0.15	0.35	0	1
Online investment	0.10	0.30	0	1
Online real estate	0.05	0.20	0	1
Online travel booking	0.30	0.45	0	1
Online food delivery	0.40	0.50	0	1
Online grocery delivery	0.20	0.40	0	1
Online pet services	0.10	0.30	0	1
Online car rental	0.05	0.20	0	1
Online insurance	0.15	0.35	0	1
Online legal services	0.05	0.20	0	1
Online accounting	0.05	0.20	0	1
Online consulting	0.05	0.20	0	1
Online marketing	0.10	0.30	0	1
Online advertising	0.15	0.35	0	1
Online public relations	0.05	0.20	0	1
Online human resources	0.05	0.20	0	1
Online project management	0.05	0.20	0	1
Online time management	0.05	0.20	0	1
Online productivity	0.05	0.20	0	1
Online organization	0.05	0.20	0	1
Online planning	0.05	0.20	0	1
Online decision making	0.05	0.20	0	1
Online problem solving	0.05	0.20	0	1
Online critical thinking	0.05	0.20	0	1
Online communication	0.05	0.20	0	1
Online collaboration	0.05	0.20	0	1
Online teamwork	0.05	0.20	0	1
Online leadership	0.05	0.20	0	1
Online management	0.05	0.20	0	1
Online supervision	0.05	0.20	0	1
Online coordination	0.05	0.20	0	1
Online organization	0.05	0.20	0	1
Online planning	0.05	0.20	0	1
Online decision making	0.05	0.20	0	1
Online problem solving	0.05	0.20	0	1
Online critical thinking	0.05	0.20	0	1
Online communication	0.05	0.20	0	1
Online collaboration	0.05	0.20	0	1
Online teamwork	0.05	0.20	0	1
Online leadership	0.05	0.20	0	1
Online management	0.05	0.20	0	




Figure 1 consists of 12 bar charts, labeled (a) through (l), each representing a different variable. Each chart compares two groups: 'No' (represented by white bars) and 'Yes' (represented by black bars). The y-axis for all charts represents the percentage of respondents, ranging from 0 to 100.

- (a) Age:** 18-24 (No: ~45%, Yes: ~55%), 25-34 (No: ~40%, Yes: ~60%), 35-44 (No: ~35%, Yes: ~65%), 45-54 (No: ~30%, Yes: ~70%), 55-64 (No: ~25%, Yes: ~75%), 65+ (No: ~20%, Yes: ~80%).
- (b) Sex:** Male (No: ~45%, Yes: ~55%), Female (No: ~55%, Yes: ~45%).
- (c) Education:** High School (No: ~45%, Yes: ~55%), College (No: ~40%, Yes: ~60%), Graduate (No: ~35%, Yes: ~65%).
- (d) Income:** \$0-\$10,000 (No: ~45%, Yes: ~55%), \$10,000-\$20,000 (No: ~40%, Yes: ~60%), \$20,000-\$30,000 (No: ~35%, Yes: ~65%), \$30,000-\$40,000 (No: ~30%, Yes: ~70%), \$40,000-\$50,000 (No: ~25%, Yes: ~75%), \$50,000+ (No: ~20%, Yes: ~80%).
- (e) Employment:** Full-time (No: ~45%, Yes: ~55%), Part-time (No: ~40%, Yes: ~60%), Unemployed (No: ~35%, Yes: ~65%).
- (f) Religion:** Catholic (No: ~45%, Yes: ~55%), Protestant (No: ~40%, Yes: ~60%), Jewish (No: ~35%, Yes: ~65%), Muslim (No: ~30%, Yes: ~70%), Other (No: ~25%, Yes: ~75%).
- (g) Political Party:** Democrat (No: ~45%, Yes: ~55%), Republican (No: ~40%, Yes: ~60%), Independent (No: ~35%, Yes: ~65%).
- (h) Marital Status:** Single (No: ~45%, Yes: ~55%), Married (No: ~40%, Yes: ~60%), Divorced (No: ~35%, Yes: ~65%), Widowed (No: ~30%, Yes: ~70%).
- (i) Number of Children:** 0 (No: ~45%, Yes: ~55%), 1 (No: ~40%, Yes: ~60%), 2 (No: ~35%, Yes: ~65%), 3 (No: ~30%, Yes: ~70%), 4 (No: ~25%, Yes: ~75%), 5+ (No: ~20%, Yes: ~80%).
- (j) Number of Siblings:** 0 (No: ~45%, Yes: ~55%), 1 (No: ~40%, Yes: ~60%), 2 (No: ~35%, Yes: ~65%), 3 (No: ~30%, Yes: ~70%), 4 (No: ~25%, Yes: ~75%), 5+ (No: ~20%, Yes: ~80%).
- (k) Number of Pets:** 0 (No: ~45%, Yes: ~55%), 1 (No: ~40%, Yes: ~60%), 2 (No: ~35%, Yes: ~65%), 3 (No: ~30%, Yes: ~70%), 4 (No: ~25%, Yes: ~75%), 5+ (No: ~20%, Yes: ~80%).
- (l) Number of Vehicles:** 0 (No: ~45%, Yes: ~55%), 1 (No: ~40%, Yes: ~60%), 2 (No: ~35%, Yes: ~65%), 3 (No: ~30%, Yes: ~70%), 4 (No: ~25%, Yes: ~75%), 5+ (No: ~20%, Yes: ~80%).






FIG. 23











FIG. 26



09699077-102700

FIG. 27





FIG. 28



DECLARATION FOR PATENT APPLICATION

As a below named inventor, I declare:

My post office address, residence address and country of citizenship as stated below next to my name are true and correct;

I believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled "METHOD AND APPARATUS FOR FAULT SIMULATION OF SEMICONDUCTOR INTEGRATED CIRCUIT"

by Masahiro Ishida, Takahiro Yamaguchi and Yoshihiro Hashimoto, described in the patent application filed herewith;

I have reviewed and understand the contents of the above identified application, including the description, claims and drawings, including any amendments specifically referred to herein; and

I acknowledge the duty to disclose information, including information which became available between the filing date of any prior-filed patent applications upon which priority is claimed and the filing date of this application, known to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56.

I claim benefit of priority under 35 U.S.C. § 119(a)-(d) or § 365(b) for application number 14962/00 filed January 24, 2000 in Japan.

I declare that no foreign application for patent or inventor's certificate and no international patent application has been filed on the same subject matter prior to the earliest-filed application upon which priority is claimed.

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Inventor: Masahiro Ishida  
Post Office: cc/o Advantest Corporation,  
32-1, Asahicho 1-chome,  
Nerima-ku, Tokyo 179-0071 Japan  
Residence: Tokyo, Japan  
Citizenship: Japan

石田 雅裕

Signature (exactly as typed above)

Masahiro Ishida

October 10, 2000

Date

Docket: KPO089

- 1 -

Initials: \_\_\_\_\_

Inventor: Takahiro Yamaguchi  
Post Office: c/o Advantest Corporation,  
32-1, Asahicho 1-chome,  
Nerima-ku, Tokyo 179-0071 Japan  
Residence: Tokyo, Japan  
Citizenship: Japan

山口隆弘

Signature (exactly as typed above)  
Takahiro Yamaguchi

October 10, 2000

Date

Inventor: Yoshihiro Hashimoto  
Post Office: c/o Advantest Corporation,  
32-1, Asahicho 1-chome,  
Nerima-ku, Tokyo 179-0071 Japan  
Residence: Tokyo, Japan  
Citizenship: Japan

橋本好弘

Signature (exactly as typed above)  
Yoshihiro Hashimoto

October 10, 2000

Date

002207 10000000

POWER OF ATTORNEY

I am an official empowered to act on behalf of ADVANTEST CORPORATION, a corporation of Japan, having a place of business at 32-1, Asahicho 1-chome, Nerima-ku, Tokyo, Japan ("COMPANY").

COMPANY holds all rights, title and interest in the subject matter which is claimed and for which a patent is sought on the invention entitled "METHOD AND APPARATUS FOR FAULT SIMULATION OF SEMICONDUCTOR INTEGRATED CIRCUIT" by Masahiro Ishida, Takahiro Yamaguchi and Yoshihiro Hashimoto, described in the patent application filed herewith, by virtue of assignments from the inventors identified above, for which a copy is attached hereto.

All prior-filed powers of attorney, if any, in connection with this application are hereby revoked and the following are appointed as principal attorneys and agents with full power of substitution and revocation, to appoint other principal and associate attorneys, to prosecute this application, to transact all business in the United States Patent and Trademark Office connected therewith and to receive the original Letters Patent:

Thomas A. Gallagher (Reg. No. 24,815)  
David N. Lathrop (Reg. No. 34,655)  
Timothy J. Lane (Reg. No. 41,927)

Please send all correspondence to:

GALLAGHER & LATHROP  
601 California Street  
Suite 1111  
San Francisco, CA 94108-2805

For Advantest Corporation:

  
(Signature)

October 10, 2000  
(Date)

Hiroshige Ohno  
(Printed Name)

Manager of Intellectual  
Property Dept.  
(Title)

Docket: KPO089